



---

# HT32F0006

## Datasheet

**32-Bit Arm® Cortex®-M0+ Microcontroller  
with 32-channel Music Synthesizer**

**up to 128 KB Flash and 16 KB SRAM with Music Synthesis Engine  
(MIDI Engine), DAC, 1 MSPS ADC, USART, UART, SPI, QSPI  
I<sup>2</sup>C, I<sup>2</sup>S, GPTM, SCTM, BFTM, CRC, RTC, WDT and USB2.0 FS**

Revision: V1.00 Date: November 28, 2018

[www.holtek.com](http://www.holtek.com)

## Table of Contents

<b>1 General Description.....</b>	<b>6</b>
<b>2 Features.....</b>	<b>7</b>
Core .....	7
On-chip Memory .....	7
Flash Memory Controller – FMC.....	7
Reset Control Unit – RSTCU .....	8
Clock Control Unit – CKCU.....	8
Power Management Control Unit – PWRCU .....	8
External Interrupt/Event Controller – EXTI .....	9
Analog to Digital Converter – ADC .....	9
I/O Ports – GPIO.....	9
PWM Generation and Capture Timers – GPTM .....	10
Single Channel Generation and Capture Timers – SCTM .....	10
Basic Function Timer – BFTM .....	10
Digital to Analog Converter – DAC .....	11
Music Synthesis Engine (MIDI Engine) – MSE.....	11
Watchdog Timer – WDT.....	11
Real Time Clock – RTC .....	11
Inter-integrated Circuit – I <sup>2</sup> C .....	12
Inter-IC Sound (I <sup>2</sup> S) – I <sup>2</sup> S .....	12
Operation Divider – DIV.....	12
Serial Peripheral Interface – SPI .....	13
Quad Serial Peripheral Interface – QSPI.....	13
Universal Synchronous Asynchronous Receiver Transmitter – USART .....	14
Universal Asynchronous Receiver Transmitter – UART .....	14
Cyclic Redundancy Check – CRC .....	15
Universal Serial Bus Device Controller – USB .....	15
Debug Support.....	15
Package and Operation Temperature .....	15
<b>3 Overview.....</b>	<b>16</b>
Device Information .....	16
Block Diagram .....	17
Memory Map .....	18
Clock Structure .....	21
<b>4 Pin Assignment.....</b>	<b>22</b>

<b>5 Application Block.....</b>	<b>27</b>
<b>6 Application Circuits .....</b>	<b>28</b>
<b>7 Electrical Characteristics.....</b>	<b>29</b>
Absolute Maximum Ratings .....	29
Recommended DC Operating Conditions .....	29
On-Chip LDO Voltage Regulator Characteristics.....	29
Power Consumption .....	30
Reset and Supply Monitor Characteristics.....	30
External Clock Characteristics .....	31
Internal Clock Characteristics .....	32
PLL Characteristics .....	33
Memory Characteristics .....	33
I/O Port Characteristics.....	33
ADC Characteristics .....	35
SCTM/GPTM Characteristics .....	36
I <sup>2</sup> C Characteristics .....	36
I <sup>2</sup> S Characteristics .....	37
SPI Characteristics .....	38
QSPI Characteristics .....	40
USB Characteristics.....	43
Audio D/A Converter Characteristics .....	44
<b>8 Package Information .....</b>	<b>45</b>
48-pin LQFP (7mm×7mm) Outline Dimensions.....	46
64-pin LQFP (7mm×7mm) Outline Dimensions.....	47

## List of Tables

Table 1. Features and Peripheral List .....	16
Table 2. Register Map .....	19
Table 3. 48/64-pin LQFP Package .....	24
Table 4. HT32F0006 Pin Description .....	25
Table 5. Absolute Maximum Ratings.....	29
Table 6. Recommended DC Operating Conditions.....	29
Table 7. LDO Characteristics .....	29
Table 8. Power Consumption Characteristics .....	30
Table 9. V <sub>DD</sub> Power Reset Characteristics .....	30
Table 10. LVD/BOD Characteristics .....	31
Table 11. High Speed External Clock (HSE) Characteristics .....	31
Table 12. Low Speed External Clock (LSE) Characteristics .....	32
Table 13. High Speed Internal Clock (HSI) Characteristics .....	32
Table 14. Low Speed Internal Clock (LSI) Characteristics.....	33
Table 15. PLL Characteristics .....	33
Table 16. Flash Memory Characteristics.....	33
Table 17. I/O Port Characteristics .....	33
Table 18. ADC Characteristics .....	35
Table 19. SCTM/GPTM Characteristics .....	36
Table 20. I <sup>2</sup> C Characteristics.....	36
Table 21. I <sup>2</sup> S Characteristics.....	37
Table 22. SPI Characteristics.....	38
Table 23. QSPI Characteristics .....	40
Table 24. USB DC Electrical Characteristics .....	43
Table 25. USB AC Electrical Characteristics.....	44
Table 26. Audio D/A Converter Characteristics.....	44

## List of Figures

Figure 1. Block Diagram .....	17
Figure 2. Memory Map.....	18
Figure 3. Clock Structure .....	21
Figure 4. 48-pin LQFP Pin Assignment.	22
Figure 5. 64-pin LQFP Pin Assignment.	23
Figure 6. ADC Sampling Network Model .....	35
Figure 7. I <sup>2</sup> C Timing Diagrams.....	37
Figure 8. Timing of I <sup>2</sup> S Master Mode .....	37
Figure 9. Timing of I <sup>2</sup> S Slave Mode .....	38
Figure 10. SPI Timing Diagrams – SPI Master Mode .....	39
Figure 11. SPI Timing Diagrams – SPI Slave Mode with CPHA = 1 .....	39
Figure 12. QSPI Timing Diagrams – QSPI Master Mode (1-bit Serial Mode, DUALEN = 0, QUADEN = 0)	41
Figure 13. QSPI Timing Diagrams – QSPI Master Mode (Dual Mode, DUALEN = 1).....	41
Figure 14. QSPI Timing Diagrams – QSPI Master Mode (Quad Mode, QUADEN = 1).....	42
Figure 15. QSPI Timing Diagrams – QSPI Slave Mode with CPHA = 1 (1-bit Serial Mode).....	43
Figure 16. USB Signal Rise Time and Fall Time and Cross-Point Voltage (V <sub>CRS</sub> ) Definition .....	44

# 1 General Description

The HOLTEK HT32F0006 device is a high performance, low power consumption 32-bit microcontroller based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer and including advanced debug support.

The device operates at a frequency of up to 48 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 128 KB of embedded Flash memory for code/data storage and 16 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as ADC, 2-channel DAC, I<sup>2</sup>C, I<sup>2</sup>S, USART, UART, SPI, QSPI, GPTM, SCTM, CRC-16/32, RTC, WDT, USB2.0 FS, 32-channel music synthesizer, SW-DP (Serial Wire Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The HT32F0006 integrates Wave Table synthesis function. It can operate up to 32 channels of Wave Table synthesis at one time and control the MIDI Engine to generate melody by setting the special registers. The Wave Table synthesis waveform is stored in external SPI Flash ROM for application flexibility. With these features, it provides enhanced functions and higher performance.

The above features ensure that the device is suitable for use in a wide range of applications, especially in areas such as electronic organs, digital pianos, electronic drums, electric guitars, electric accordions and so on.

**arm CORTEX**

## 2 Features

### Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 48 MHz operating frequency
- 0.93 DMIPS / MHz (Dhrystone v2.1)
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets; single-cycle I/O port; hardware multiplier and low latency interrupt respond time.

### On-chip Memory

- Up to 128 KB on-chip Flash memory for instruction/data and options storage
- 16 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor accesses and debug accesses share the single external interface to external AHB peripheral. The processor accesses take priority over debug accesses. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information.

### Flash Memory Controller – FMC

- Flash accelerator for maximum efficiency
- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer and cache are provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word program/page erase functions are also provided.

## Reset Control Unit – RSTCU

- Supply supervisor:
  - Power on Reset / Power down Reset – POR/PDR
  - Brown-out Detector – BOD
  - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by an external signal, internal events and the reset generators.

## Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32,768 Hz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to  $\pm 2\%$  accuracy at 3.3 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated system clock PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), an HSE clock monitor, clock pre-scalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK\_SYS) which can come from the HSI, HSE or PLL. The Watchdog Timer and Real Time Clock (RTC) use either the LSI or LSE as their clock source.

## Power Management Control Unit – PWRCU

- Single  $V_{DD}$  power supply: 2.0 V to 3.6 V
- Integrated 1.5 V LDO regulator for CPU core, peripherals and memories power supply
- $V_{DD}$  power supply for RTC
- Two power domains:  $V_{DD}$ , 1.5 V
- Four power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2, Power-Down

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides many types of power saving modes such as Sleep, Deep-Sleep1, Deep-Sleep2 and Power-Down mode. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

## External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edge
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

## Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 1 Msps conversion rate
- Up to 16 external analog input channels

A 12-bit multi-channel ADC is integrated in the device. There are multiplexed channels, which include 16 external analog signal channels and 2 internal channels which can be measured. If the input voltage is required to remain within a specific threshold window, an Analog Watchdog function will monitor and detect these signals. An interrupt will then be generated to inform the device that the input voltage is not within the preset threshold levels. There are three conversion modes to convert an analog signal to digital data. The ADC can be operated in one shot, continuous and discontinuous conversion modes.

## I/O Ports – GPIO

- Up to 52 GPIOs
- Port A, B, C, D are mapped as 16 external interrupts – EXTI
- Almost all I/O pins have a configurable output driving current.

There are up to 52 General Purpose I/O pins, GPIO for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

## PWM Generation and Capture Timers – GPTM

- One 16-bit up, down, up/down auto-reload counter
- 16-bit programmable prescaler allowing counter clock frequency division by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General Purpose Timer consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

## Single Channel Generation and Capture Timers – SCTM

- One 16-bit up and auto-reload counter
- One channel for each timer
- 16-bit programmable prescaler allowing counter clock frequency division by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned
- Single Pulse Mode Output

The Single-Channel Timer consists of one 16-bit up-counter, one 16-bit Capture/Compare Register (CCR), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as single pulse generation or PWM output.

## Basic Function Timer – BFTM

- One 32-bit compare/match count-up counter – no I/O control features
- One shot mode – counting stops after a match condition
- Repetitive mode – restart counter after a match condition

The Basic Function Timer is a simple count-up 32-bit counter designed to measure time intervals and generate a one shot or repetitive interrupts. The BFTM operates in two functional modes, repetitive or one shot mode. In the repetitive mode the BFTM restarts the counter when a compare match event occurs. The BFTM also supports a one shot mode which forces the counter to stop counting when a compare match event occurs.

## Digital to Analog Converter – DAC

- Two D/A converters are 16-bit high-resolution with excellent frequency response characteristics and good power consumption for stereo audio output.

## Music Synthesis Engine (MIDI Engine) – MSE

- Up to 32 simultaneous sounds
- 10-bit Volume Control
- Output sampling frequency up to 50 kHz
- Waveform data lengths of 8, 12 or 16 bits
- Stereo output
- Supports Repeat loop Play
- Supports PDMA interface

## Watchdog Timer – WDT

- 12-bit down counter with 3-bit pre-scaler
- Reset event for the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect system failures due to software malfunctions. It includes a 12-bit count-down counter, a pre-scaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter when the counter value is greater than the WDT delta value. This means the counter must be reloaded within a limited timing window using a specific method. The Watchdog Timer counter can be stopped while the processor is in the debug mode. There is a register write protect function which can be enabled to prevent it from changing the Watchdog Timer configuration unexpectedly.

## Real Time Clock – RTC

- 32-bit up-counter with a programmable pre-scaler
- Alarm function
- Interrupt and Wake-up event

The Real Time Clock, RTC, includes an APB interface, a 32-bit count-up counter, a control register, a prescaler, a compare register and a status register. Most of the RTC circuits are located in the V<sub>DD</sub> Domain except for the APB interface. The APB interface is located in the V<sub>DDIS</sub> power domain. Therefore, it is necessary to be isolated from the ISO signal that comes from the power control unit when the V<sub>DDIS</sub> power domain is powered off, that is when the device enters the Power-Down mode. The RTC counter is used as a wakeup timer to generate a system resume signal from the Power-Down mode.

## Inter-integrated Circuit – I<sup>2</sup>C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode with mask-able address

The I<sup>2</sup>C is an internal circuit allowing communication with an external I<sup>2</sup>C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I<sup>2</sup>C module provides three data transfer rates: (1) 100 kHz in the Standard mode, (2) 400 kHz in the Fast mode and (3) 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I<sup>2</sup>C bus is a bi-directional data line between the master and slave devices and is used for data transmission and reception. The I<sup>2</sup>C also has an arbitration detect function and clock synchronization to prevent situations where more than one master attempts to transmit data to the I<sup>2</sup>C bus at the same time.

## Inter-IC Sound (I<sup>2</sup>S) – I<sup>2</sup>S

- Master or slave mode
- Mono and stereo
- I<sup>2</sup>S-justified, Left-justified and Right-justified mode
- 8 / 16 / 24 / 32-bit sample size with 32-bit channel extended
- 8 × 32-bit TX & RX FIFO with PDMA supported
- 8-bit Fractional Clock Divider with rate control

The I<sup>2</sup>S is a synchronous communication interface that can be used as a master or slave to exchange data with other audio peripherals, such as ADCs or DACs. The I<sup>2</sup>S supports a variety of data formats. In addition to the stereo I<sup>2</sup>S-justified, Left-justified and Right-justified modes, there are mono PCM modes with 8 / 16 / 24 / 32-bit sample size. When the I<sup>2</sup>S operates in the master mode, then when using the fractional divider, it can provide an accurate sampling frequency output and support the rate control function and fine-tuning of the output frequency to avoid system problems caused by the cumulative frequency error between different devices.

## Operation Divider – DIV

- Signed/unsigned 32-bit divider
- Operation in 8 clock cycles, Load in 1 clock cycle.
- Divide by zero error flag.

In order to enhance MCU performance, the Divider is implemented within the device. The division and modulus functions of the truncated division are related in the following way:

$$A / B = Q \dots R$$

Where “A” is Dividend, “B” is Divisor, “Q” is Quotient and “R” is Remainder. Divider needs software trigger start signal by using the control register “START” bit , after 8 clock cycles, the divider calculate complete flag will be set to 1, but if divisor register data is zero, divide 0 error flag will be set to 1.

## Serial Peripheral Interface – SPI

- Supports both master and slave mode
- Frequency of up to ( $f_{PCLK}/2$ ) MHz for the master mode and ( $f_{PCLK}/3$ ) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave mode. The SPI interface uses 4 pins, which are the serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

## Quad Serial Peripheral Interface – QSPI

- Master or slave mode
- Master mode speed up to  $f_{HCLK}/2$
- Slave mode speed up to  $f_{HCLK}/3$
- Programmable data frame length up to 16 bits
- FIFO Depth: 8 levels
- MSB or LSB first shift selection
- Programmable slave select high or low active polarity
- Multi-master and multi-slave operation
- Master mode supports the dual/quad output read mode of QSPI series NOR Flash
- Four error flags with individual interrupt
  - Read overrun
  - Write collision
  - Mode fault
  - Slave abort
- Supports PDMA interface

The Quad Serial Peripheral Interface, QSPI, provides a QSPI protocol data transmit and receive functions in both master or slave mode. The QSPI interface uses 6 pins for Dual/Quad SPI, among which are serial data input and output lines SIO3, SIO2, MISO/SIO1 and MOSI/SIO0, the clock line SCK, and the slave select line SEL.

## Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Asynchronous operating baud rate up to ( $f_{PCLK}/16$ ) MHz and synchronous operating rate up to ( $f_{PCLK}/8$ ) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth:  $8 \times 9$  bits for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous data transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes a transmitter FIFO, TX FIFO, and receiver FIFO, RX FIFO. The software can detect a USART error status by reading the Line Status Register, LSR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate up to  $f_{PCLK}/16$  MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the Line Status Register, LSR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,  
 $X^{16}+X^{15}+X^2+1$
- Supports CCITT CRC16 polynomial: 0x1021,  
 $X^{16}+X^{12}+X^5+1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,  
 $X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^8+X^7+X^5+X^4+X^2+X+1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm which is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, then this means that the data stream contains a data error.

## Universal Serial Bus Device Controller – USB

- Complies with USB 2.0 full-speed (12 Mbps) specification
- On-chip USB full-speed transceiver
- 1 control endpoint (EP0) for control transfer
- 3 single-buffered endpoints for bulk and interrupt transfer
- 4 double-buffered endpoints for bulk, interrupt and isochronous transfer
- 1,024 bytes EP\_SRAM used as the endpoint data buffers

The USB device controller is compliant with the USB 2.0 full-speed specification. There is one control endpoint known as Endpoint 0 and seven configurable endpoints. A 1024-byte SRAM is used as the endpoint buffer. Each endpoint buffer size is programmable using corresponding registers, which provides maximum flexibility for various applications. The integrated USB full-speed transceiver helps to minimize the overall system complexity and cost. The USB functional block also contains the resume and suspend feature to meet the requirements of low-power consumption.

## Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watch points

## Package and Operation Temperature

- 48 / 64-pin LQFP (7 mm × 7 mm)
- Operation temperature range: -40 °C to +85 °C

## 3 Overview

### Device Information

Table 1. Features and Peripheral List

Peripherals		HT32F0006
Main Flash (KB)		127.5
Option Bytes Flash (KB)		0.5
SRAM (KB)		16
Timers	GPTM	1
	SCTM	4
	BFTM	2
	RTC	1
	WDT	1
Communication	USB	1
	SPI	1
	QSPI	1
	USART	1
	UART	1
	I <sup>2</sup> C	1
	I <sup>2</sup> S	1
	PDMA	6 Channels
Hardware Divider		1
CRC-16 / 32		1
EXTI		16
12-bit ADC		1
Number of channels		16 Channels
Music Synthesis Engine		32 Channels
16-bit DAC		2 Channels
GPIO		Up to 52
CPU frequency		Up to 48 MHz
Operating voltage		2.0 V ~ 3.6 V
Operating temperature		-40 °C ~ +85 °C
Package		48 / 64-pin LQFP

## Block Diagram




Figure 1. Block Diagram

Overview

## Memory Map




Figure 2. Memory Map

Overview

**Table 2. Register Map**

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART0	APB
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI0	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4002_5FFF	Reserved	
0x4002_6000	0x4002_6FFF	I <sup>2</sup> S	
0x4002_7000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_5FFF	SCTM2	
0x4003_6000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I <sup>2</sup> C	
0x4004_9000	0x4005_3FFF	Reserved	
0x4005_4000	0x4005_4FFF	DAC	
0x4005_5000	0x4005_7FFF	Reserved	
0x4005_8000	0x4005_8FFF	Comparator	
0x4005_9000	0x4005_FFFF	Reserved	
0x4006_0000	0x4006_0FFF	MIDI Engine	
0x4006_1000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC&PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	SCTM3	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	

Start Address	End Address	Peripheral	Bus
0x4008_0000	0x4008_1FFF	FMC	AHB
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU/RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x4008_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA Control Registers	
0x4009_2000	0x400A_7FFF	Reserved	
0x400A_8000	0x400A_BFFF	USB	
0x400A_C000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIOA	
0x400B_2000	0x400B_3FFF	GPIOB	
0x400B_4000	0x400B_5FFF	GPIOC	
0x400B_6000	0x400B_7FFF	GPIOD	
0x400B_8000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_AFFF	DIV	
0x400C_B000	0x400D_FFFF	Reserved	
0x400E_0000	0x400E_1FFF	QSPI	
0x400E_2000	0x400F_FFFF	Reserved	

## Clock Structure




Figure 3. Clock Structure

Overview

## 4 Pin Assignment

**Holtek HT32F0006**  
**48 LQFP-A**

		AF0 (Default)												AF1			
		48	47	46	45	44	43	42	41	40	39	38	37				
AF0 (Default)	O	AP	AP	33V_A	33V_A	33V_A	33V_A	33V_A	33V_A	33V_A	33V_A	33V_A	33V_A	P33	36	VSS_2	
PA0	1	33V_A	P33	3.3 V Digital Power Pad										P33	35	VDD_2	
PA1	2	33V_A	AP	3.3 V Analog Power Pad										33V	34	PB1	
PA2	3	33V_A	P15	1.5 V Power Pad										33V	33	PB0	
PA3	4	33V_A	33V_A	3.3 V Digital & Analog I/O Pad										33V	32	PA15	
PA4	5	33V_A	33V_A	3.3 V Digital I/O Pad										33V	31	PA14	
PA5	6	33V_A	USB	USB PHY Pad										33V	30	SWDIO PA13	
PA6	7	33V_A	33V_A	3.3 V Digital I/O Pad										33V	29	SWCLK PA12	
PA7	8	33V_A	33V_A	3.3 V Pad with default Pull-up										33V	28	PA11	
PC4	9	33V_A	33V_A	3.3 V Pad with default Pull-up										33V	27	PA10	
PC5	10	33V_A	33V_A	3.3 V Pad with default Pull-up										33V	26	PA9 BOOT	
USBDM PC6	11	USB	33V_XTAL	3.3 V + XTAL Pad										33V	25	PA8	
USBDP PC7	12	USB	33V_XTAL	3.3 V + XTAL Pad													
			P15 P33 33V_PU	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL	33V 33V_XTAL 33V_XTAL
			13	14	15	16	17	18	19	20	21	22	23	24	PC0	PC1	
															PB15	PB14	
															XTALIN PB13	XTALIN PB12	
															RTCOUT PB11	RTCOUT PB10	
															X32KIN PB9	X32KIN PB8	
															VDD_1 CLDO	VDD_1 CLDO	

Figure 4. 48-pin LQFP Pin Assignment

Holtek HT32F0006  
64 LQFP-A

## Pin Assignment

**Figure 5. 64-pin LQFP Pin Assignment**

**Table 3. 48/64-pin LQFP Package**

Package		Alternate Function Number															
64 LQFP	48 LQFP	System Default	GPIO	ADC /DAC	N/A	GPTM	SPI /QSPI	USART /UART	I²C	N/A	N/A	I²S	N/A	N/A	SCTM	N/A	System Other
1	1	PA0		ADC_IN4			QSPI_SCK	USR RTS				I²S_WS					
2	2	PA1		ADC_IN5			QSPI_SIO0	USR_CTS				I²S_BCLK					
3	3	PA2		ADC_IN6			QSPI_SIO1	USR_TX				I²S_SDO					
4	4	PA3		ADC_IN7			QSPI_SCSB	USR_RX				I²S_SDI					
5	5	PA4		ADC_IN8			GT_CH0	SPI_SCK		I²C_SCL						MIDI_A0/8/16/24	
6	6	PA5		ADC_IN9			GT_CH1	SPI_MOSI		I²C_SDA						MIDI_A1/9/17/25	
7	7	PA6		ADC_IN10			GT_CH2	SPI_MISO	USR RTS							MIDI_A2/10/18/26	
8	8	PA7		ADC_IN11			GT_CH3	SPI_SEL	USR_CTS			I²S_MCLK				MIDI_A3/11/19/27	
9	—	VDD_4															
10	—	VSS_4															
11	9	PC4		ADC_IN12			GT_CH0	QSPI_SIO2	UR_TX						SCTM0		
12	10	PC5		ADC_IN13			GT_CH1	QSPI_SIO3	UR_RX						SCTM1		
13	—	PC8		ADC_IN14			GT_CH2								MIDI_S0		
14	—	PC9		ADC_IN15			GT_CH3								MIDI_S1		
15	11	PC6							USR_TX	I²C_SCL							
15	11	USBDM															
16	12	USBDP															
16	12	PC7							USR_RX	I²C_SDA							
17	13	CLDO															
18	14	VDD_1															
19	15	VSS_1															
20	16	nRST															
21	17	PB9					QSPI_SIO2								Auto_out		
22	18	X32KIN	PB10												SCTM2		
23	19	X32KOUT	PB11												SCTM3	MIDI_A4/12/20/28	
24	20	RTCOUT	PB12												SCTM0	WAKEUP	
25	—	PD0					QSPI_SIO3		I²C_SDA		I²S_SDI						
26	21	XTALIN	PB13														
27	22	XTALOUT	PB14														
28	23	PB15					SPI_SEL				I²S_MCLK				MIDI_D0/8/16/24		
29	24	PC0					SPI_SCK								SCTM3	MIDI_D1/9/17/25	
30	—	PC10					QSPI_SCSB				I²S_WS						
31	—	PC11					QSPI_SCK				I²S_BCLK						
32	—	PC12					QSPI_SIO0		I²C_SCL		I²S_SDO						
33	—	PC13					QSPI_SIO1		I²C_SDA		I²S_SDI						
34	25	PA8					QSPI_SIO2	USR_TX			I²S_MCLK				SCTM2		
35	26	PA9_BOOT					SPI_MOSI				I²S_WS				SCTM3	CKOUT	
36	27	PA10					QSPI_SIO3	USR_RX									
37	28	PA11					SPI_MISO				I²S_MCLK				SCTM0	MIDI_D2/10/18/26	
38	29	SWCLK	PA12													MIDI_D3/11/19/27	
39	30	SWDIO	PA13													MIDI_D4/12/20/28	
40	31	PA14					QSPI_SCSB										
41	32	PA15					QSPI_SCK								SCTM1		
42	—	VDD_2															
43	—	VSS_2															
44	33	PB0					QSPI_SIO0	USR_TX	I²C_SCL								
45	34	PB1					QSPI_SIO1	USR_RX	I²C_SDA						SCTM2		
46	—	PD1						USR_RTS								MIDI_D5/13/21/29	
47	—	PD2						USR_CTS								MIDI_D6/14/22/30	
48	—	PD3														MIDI_D7/15/23/31	
—	35	VDD_2															
—	36	VSS_2															
49	37	PB2					SPI_SEL	UR_TX								CKIN(Auto-trim)	
50	38	PB3					SPI_SCK	UR_RX							SCTM1	MIDI_A5/13/21/29	
51	39	PB4					SPI_MOSI								SCTM0	MIDI_A6/14/22/30	
52	40	PB5					SPI_MISO									MIDI_A7/15/23/31	
53	—	PC14							I²C_SCL							MIDI_PCK	
54	—	PC15							I²C_SDA							MIDI_CCK	
55	—	VDD_3															
56	—	VSS_3															

Package		Alternate Function Number																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	System Other
64 LQFP	48 LQFP	System Default	GPIO	ADC /DAC	N/A	GPTM	SPI /QSPI	USART /UART	I²C	N/A	N/A	I²S	N/A	N/A	SCTM	N/A	System Other	
57	41	PC1		DAC_RCH			QSPI_SCSB					I²S_MCLK						
58	42	PC2		DAC_LCH			QSPI_SCK											
59	43	PC3		ADC_IN0			QSPI_SIO0											
60	44	PB6		ADC_IN1			QSPI_SIO1	UR_TX				I²S_BCLK						
61	45	PB7		ADC_IN2			QSPI_SIO2					I²S_SDO						
62	46	PB8		ADC_IN3			QSPI_SIO3	UR_RX				I²S_SDI						
63	47	VDDA																
64	48	VSSA																

**Table 4. HT32F0006 Pin Description**

Pin Number		Pin Name	Type (Note1)	IO Structure (Note2)	Output Driving	Description	
						Default Function (AF0)	
1	1	PA0	AI/O	33V	4/8/12/16 mA	PA0	
2	2	PA1	AI/O	33V	4/8/12/16 mA	PA1	
3	3	PA2	AI/O	33V	4/8/12/16 mA	PA2	
4	4	PA3	AI/O	33V	4/8/12/16 mA	PA3	
5	5	PA4	AI/O	33V	4/8/12/16 mA	PA4	
6	6	PA5	AI/O	33V	4/8/12/16 mA	PA5	
7	7	PA6	AI/O	33V	4/8/12/16 mA	PA6	
8	8	PA7	AI/O	33V	4/8/12/16 mA	PA7	
9	—	VDD_4	P	—	—	Voltage for digital I/O	
10	—	VSS_4	P	—	—	Ground reference for digital I/O	
11	9	PC4	AI/O	33V	4/8/12/16 mA	PC4	
12	10	PC5	AI/O	33V	4/8/12/16 mA	PC5	
13	—	PC8	AI/O	33V	4/8/12/16 mA	PC8	
14	—	PC9	AI/O	33V	4/8/12/16 mA	PC9	
15	11	PC6	I/O	33V	4/8/12/16 mA	PC6	
15	11	USBDM	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard.	
16	12	USBDP	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard.	
16	12	PC7	I/O	33V	4/8/12/16 mA	PC7	
17	13	CLDO	P	—	—	Core power LDO 1.5 V output. It is recommended to connect a 1 uF capacitor as close as possible between this pin and VSS_1.	
18	14	VDD_1	P	—	—	Voltage for digital I/O	
19	15	VSS_1	P	—	—	Ground reference for digital I/O	
20	16	nRST	I	33V_PU	—	External reset pin and external wakeup pin in the Power-Down mode	
21	17	PB9	I/O	33V	4/8/12/16 mA	PB9	
22	18	PB10	AI/O	33V	< 2 mA	X32KIN	
23	19	PB11	AI/O	33V	< 2 mA	X32KOUT	
24	20	PB12	I/O	33V	< 2 mA	RTCOUT	
25	—	PD0	I/O	33V	4/8/12/16 mA	PD0	
26	21	PB13	AI/O	33V	4/8/12/16 mA	XTALIN	
27	22	PB14	AI/O	33V	4/8/12/16 mA	XTALOUT	
28	23	PB15	I/O	33V	4/8/12/16 mA	PB15	
29	24	PC0	I/O	33V	4/8/12/16 mA	PC0	
30	—	PC10	I/O	33V	4/8/12/16 mA	PC10	

Pin Number		Pin Name	Type (Note1)	IO Structure (Note2)	Output Driving	Description	
LQFP 64	LQFP 48					Default Function (AF0)	
31	—	PC11	I/O	33V	4/8/12/16 mA	PC11	
32	—	PC12	I/O	33V	4/8/12/16 mA	PC12	
33	—	PC13	I/O	33V	4/8/12/16 mA	PC13	
34	25	PA8	I/O	33V	4/8/12/16 mA	PA8	
35	26	PA9	I/O	33V_PU	4/8/12/16 mA	PA9_BOOT	
36	27	PA10	I/O	33V	4/8/12/16 mA	PA10	
37	28	PA11	I/O	33V	4/8/12/16 mA	PA11	
38	29	PA12	I/O	33V_PU	4/8/12/16 mA	SWCLK	
39	30	PA13	I/O	33V_PU	4/8/12/16 mA	SWDIO	
40	31	PA14	I/O	33V	4/8/12/16 mA	PA14	
41	32	PA15	I/O	33V	4/8/12/16 mA	PA15	
42	—	VDD_2	P	—	—	Voltage for digital I/O	
43	—	VSS_2	P	—	—	Ground reference for digital I/O	
44	33	PB0	I/O	33V	4/8/12/16 mA	PB0	
45	34	PB1	I/O	33V	4/8/12/16 mA	PB1	
46	—	PD1	I/O	33V	4/8/12/16 mA	PD1	
47	—	PD2	I/O	33V	4/8/12/16 mA	PD2	
48	—	PD3	I/O	33V	4/8/12/16 mA	PD3	
—	35	VDD_2	P	—	—	Voltage for digital I/O	
—	36	VSS_2	P	—	—	Ground reference for digital I/O	
49	37	PB2	I/O	33V	4/8/12/16 mA	PB2	
50	38	PB3	I/O	33V	4/8/12/16 mA	PB3	
51	39	PB4	I/O	33V	4/8/12/16 mA	PB4	
52	40	PB5	I/O	33V	4/8/12/16 mA	PB5	
53	—	PC14	I/O	33V	4/8/12/16 mA	PC14	
54	—	PC15	I/O	33V	4/8/12/16 mA	PC15	
55	—	VDD_3	P	—	—	Voltage for digital I/O	
56	—	VSS_3	P	—	—	Ground reference for digital I/O	
57	41	PC1	AI/O	33V	4/8/12/16 mA	PC1	
58	42	PC2	AI/O	33V	4/8/12/16 mA	PC2	
59	43	PC3	AI/O	33V	4/8/12/16 mA	PC3	
60	44	PB6	AI/O	33V	4/8/12/16 mA	PB6	
61	45	PB7	AI/O	33V	4/8/12/16 mA	PB7	
62	46	PB8	AI/O	33V	4/8/12/16 mA	PB8	
63	47	VDDA	P	—	—	Analog voltage for ADC and DAC	
64	48	VSSA	P	—	—	Ground reference for the ADC and DAC	


Notes: 1. I = input, O = output, A = Analog port, P = power supply, PU = pull-up

2. 33V = 3.3 V tolerant.


3. The GPIOs are in an AF0 state after a  $V_{DD15}$  power on reset (POR) except for the RTCOUT pin.

## 5 Application Block

Application Block



## 6 Application Circuits



# 7

## Electrical Characteristics

### Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 5. Absolute Maximum Ratings**

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	External Main Supply Voltage	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
$V_{DDA}$	External Analog Supply Voltage	$V_{SSA} - 0.3$	$V_{SSA} + 3.6$	V
$V_{IN}$	Input Voltage on I/O	$V_{SS} - 0.3$	$V_{SS} + 0.3$	V
$T_A$	Ambient Operating Temperature Range	-40	+85	°C
$T_{STG}$	Storage Temperature Range	-55	+150	°C
$T_J$	Maximum Junction Temperature	—	+125	°C
$P_D$	Total Power Dissipation	—	500	mW
$V_{ESD}$	Electrostatic Discharge Voltage – Human Body Mode	-4000	+4000	V

### Recommended DC Operating Conditions

**Table 6. Recommended DC Operating Conditions**

$T_A = 25$  °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	I/O Operating Voltage	—	2.0	3.3	3.6	V
$V_{DDA}$	Analog Operating Voltage	—	2.5	3.3	3.6	V

### On-Chip LDO Voltage Regulator Characteristics

**Table 7. LDO Characteristics**

$T_A = 25$  °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{LDO}$	Internal Regulator Output Voltage	$V_{DD} \geq 2.0$ V Regulator input @ $I_{LDO} = 35$ mA and voltage variant = ±5 %, After trimming.	1.425	1.5	1.57	V
$I_{LDO}$	Output Current	$V_{DD} = 2.0$ V Regulator input @ $V_{LDO} = 1.5$ V	—	30	35	mA
$C_{LDO}$	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	—	1	—	μF

## Power Consumption

**Table 8. Power Consumption Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_{DD}$	Supply Current (Run Mode)	$V_{DD} = 3.3\text{ V}$ , HSE = 8 MHz, PLL = 48 MHz, $f_{HCLK} = 48\text{ MHz}$ , $f_{PCLK} = 48\text{ MHz}$	All peripherals enabled	—	18.9	—
			All peripherals disabled	—	9.6	—
	Supply Current (Sleep Mode)	$V_{DD} = 3.3\text{ V}$ , HSE off, PLL off, LSI on, $f_{HCLK} = 32\text{ kHz}$ , $f_{PCLK} = 32\text{ kHz}$	All peripherals enabled	—	2.4	—
			All peripherals disabled	—	22	—
	Supply Current (Deep-Sleep1 Mode)	$V_{DD} = 3.3\text{ V}$ , HSE = 8 MHz, PLL = 48 MHz, $f_{HCLK} = 0\text{ MHz}$ , $f_{PCLK} = 48\text{ MHz}$	All peripherals enabled	—	12	—
			All peripherals disabled	—	1.9	—
	Supply Current (Deep-Sleep2 Mode)	$V_{DD} = 3.3\text{ V}$ , All clock off (HSE/PLL/ $f_{HCLK}$ ), LDO in low power mode, LSI on, RTC on	—	16.5	—	$\mu\text{A}$
	Supply Current (Power-Down Mode)	$V_{DD} = 3.3\text{ V}$ , All clock off (HSE/PLL/ $f_{HCLK}$ ), LDO off, DMOS on, LSI on, RTC on	—	4.7	—	$\mu\text{A}$
	Supply Current (Power-Down Mode)	$V_{DD} = 3.3\text{ V}$ , LDO off, DMOS off, LSE on, LSI on, RTC on	—	2.7	—	$\mu\text{A}$
		$V_{DD} = 3.3\text{ V}$ , LDO off, DMOS off, LSE off, LSI on, RTC off	—	1.3	—	$\mu\text{A}$

- Notes: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.  
 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.  
 3. RTC means real time clock.  
 4. Code = while (1) { 208 NOP } executed in Flash.

## Reset and Supply Monitor Characteristics

**Table 9.  $V_{DD}$  Power Reset Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{POR}$	Power-on Reset Threshold (Rising Voltage on $V_{DD}$ )	$T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$	1.66	1.79	1.90	V
$V_{PDR}$	Power-down Reset Threshold (Falling Voltage on $V_{DD}$ )		1.49	1.64	1.78	V
$V_{PORHYST}$	POR Hysteresis	—		150	—	mV
$t_{POR}$	Reset Delay Time	$V_{DD} = 3.3\text{ V}$		—	0.1	0.2

- Notes: 1. Data based on characterization results only, not tested in production.  
 2. Guaranteed by design, not tested in production.  
 3. If the LDO is turned on, the  $V_{DD}$  POR has to be in the de-assertion condition. When the  $V_{DD}$  POR is in the assertion state then the LDO will be turned off.

**Table 10. LVD/BOD Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
V <sub>BOD</sub>	Voltage of Brown Out Detection	T <sub>A</sub> = -40 °C ~ 85 °C After factory-trimmed (V <sub>DD</sub> Falling edge)		2.02	2.1	2.18	V
V <sub>LVD</sub>	Voltage of Low Voltage Detection	T <sub>A</sub> = -40 °C ~ 85 °C (V <sub>DD</sub> Falling edge)	LVDS = 000	2.17	2.25	2.33	V
			LVDS = 001	2.32	2.4	2.48	
			LVDS = 010	2.47	2.55	2.63	
			LVDS = 011	2.62	2.7	2.78	
			LVDS = 100	2.77	2.85	2.93	
			LVDS = 101	2.92	3.0	3.08	
			LVDS = 110	3.07	3.15	3.23	
			LVDS = 111	3.22	3.3	3.38	
V <sub>LVDHST</sub>	LVD Hysteresis	V <sub>DD</sub> = 3.3 V	—	—	100	—	mV
t <sub>suLVD</sub>	LVD Setup Time	V <sub>DD</sub> = 3.3 V	—	—	—	5	μs
t <sub>atLVD</sub>	LVD Active Delay Time	V <sub>DD</sub> = 3.3 V	—	—	—	—	μs
I <sub>DDLVD</sub>	Operation Current <sup>(3)</sup>	V <sub>DD</sub> = 3.3 V	—	—	5	15	μA

Notes: 1. Data based on characterization results only, not tested in production.

2. Guaranteed by design, not tested in production.

3. Bandgap current is not included.

4. LVDS field is in the PWRCU LVDCSR register

## External Clock Characteristics

**Table 11. High Speed External Clock (HSE) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Range	—	2.0	—	3.6	V
f <sub>HSE</sub>	High Speed External Oscillator Frequency (HSE)	—	4	—	16	MHz
C <sub>LHSE</sub>	Load Capacitance	V <sub>DD</sub> = 3.3 V, R <sub>ESR</sub> = 100 Ω @ 16 MHz	—	—	22	pF
R <sub>FHSE</sub>	Internal Feedback Resistor between XTALIN and XTALOUT Pins	—	—	1	—	MΩ
		V <sub>DD</sub> = 3.3 V, C <sub>L</sub> = 12 pF @ 16 MHz, HSEDR = 0 V <sub>DD</sub> = 2.4 V, C <sub>L</sub> = 12 pF @ 16 MHz, HSEDR = 1	—	—	160	Ω
D <sub>HSE</sub>	HSE Oscillator Duty cycle	—	40	—	60	%
I <sub>DDHSE</sub>	HSE Oscillator Current Consumption	V <sub>DD</sub> = 3.3 V @ 16 MHz	—	TBD	—	mA
I <sub>PWDHSE</sub>	HSE Oscillator Power Down Current	V <sub>DD</sub> = 3.3 V	—	—	0.01	μA
t <sub>SUHSE</sub>	HSE Oscillator Startup Time	V <sub>DD</sub> = 3.3 V	—	—	4	ms

**Table 12. Low Speed External Clock (LSE) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>BAK</sub>	Operation Range	—	2.0	—	3.6	V
f <sub>CK_LSE</sub>	LSE Frequency	V <sub>BAK</sub> = 2.0 V ~ 3.6 V	—	32.768	—	kHz
R <sub>F</sub>	Internal Feedback Resistor	—	—	10	—	MΩ
R <sub>ESR</sub>	Equivalent Series Resistance	V <sub>BAK</sub> = 3.3 V	30	—	TBD	kΩ
C <sub>L</sub>	Recommended Load Capacitances	V <sub>BAK</sub> = 3.3 V	6	—	TBD	pF
I <sub>DDLSE</sub>	Oscillator Supply Current (High Current Mode)	f <sub>CK_LSE</sub> = 32.768 kHz, R <sub>ESR</sub> = 50 kΩ, C <sub>L</sub> ≥ 7 pF V <sub>BAK</sub> = 2.0 V ~ 2.7 V T <sub>A</sub> = -40 °C ~ +85 °C	—	3.3	6.3	μA
	Oscillator Supply Current (Low Current Mode)	f <sub>CK_LSE</sub> = 32.768 kHz, R <sub>ESR</sub> = 50 kΩ, C <sub>L</sub> < 7 pF V <sub>BAK</sub> = 2.0 V ~ 3.6 V T <sub>A</sub> = -40 °C ~ +85 °C	—	1.8	3.3	μA
	Power Down Current	—	—	—	0.01	μA
t <sub>suLSE</sub>	Startup Time (Low Current Mode)	f <sub>CK_LSE</sub> = 32.768 kHz, V <sub>BAK</sub> = 2.0 V ~ 3.6 V	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout:

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace lengths as short as possible to reduce any parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep any high frequency signal lines away from the crystal area to prevent any crosstalk adverse effects.

## Internal Clock Characteristics

**Table 13. High Speed Internal Clock (HSI) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Range	—	2.0	—	3.6	V
f <sub>HSI</sub>	HSI Frequency	V <sub>DD</sub> = 3.3 V @ 25 °C	—	8	—	MHz
ACC <sub>HSI</sub>	Factory Calibrated HSI Oscillator Frequency Accuracy	V <sub>DD</sub> = 3.3 V T <sub>A</sub> = 25 °C	-2	—	2	%
		V <sub>DD</sub> = 2.5 V ~ 3.6 V, T <sub>A</sub> = -40 °C ~ +85 °C	-3	—	3	%
		V <sub>DD</sub> = 2.0 V ~ 3.6 V T <sub>A</sub> = -40 °C ~ +85 °C	-4	—	4	%
Duty	Duty Cycle	f <sub>HSI</sub> = 8 MHz	35	—	65	%
I <sub>DDHSI</sub>	Oscillator Supply Current	f <sub>HSI</sub> = 8 MHz	—	300	500	μA
	Power Down Current		—	—	0.05	μA
t <sub>suHSI</sub>	Startup Time	f <sub>HSI</sub> = 8 MHz	—	—	10	μs

**Table 14. Low Speed Internal Clock (LSI) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f <sub>LSI</sub>	Low Speed Internal Oscillator Frequency (LSI)	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = -40 °C ~ +85 °C	21	32	43	kHz
ACC <sub>LSI</sub>	LSI Frequency Accuracy	After factory-trimmed, V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C	-10	—	+10	%
I <sub>DDLSI</sub>	LSI Oscillator Operating Current	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C	—	0.4	0.8	μA
t <sub>SULSI</sub>	LSI Oscillator Startup Time	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C	—	—	100	μs

## PLL Characteristics

**Table 15. PLL Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f <sub>PLLIN</sub>	PLL input clock	—	4	—	16	MHz
f <sub>Ck_PLL</sub>	PLL output clock	—	16	—	48	MHz
t <sub>LOCK</sub>	PLL lock time	—	—	200	—	μs

## Memory Characteristics

**Table 16. Flash Memory Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N <sub>ENDU</sub>	Number of Guaranteed Program/erase Cycles before Failure. (Endurance)	T <sub>A</sub> = -40 °C ~ +85 °C	10	—	—	K cycles
t <sub>RET</sub>	Data Retention Time	T <sub>A</sub> = -40 °C ~ +85 °C	10	—	—	Years
t <sub>PROG</sub>	Word Programming Time	T <sub>A</sub> = -40 °C ~ +85 °C	20	—	—	μs
t <sub>ERASE</sub>	Page Erase Time	T <sub>A</sub> = -40 °C ~ +85 °C	2	—	—	ms
t <sub>MERASE</sub>	Mass Erase Time	T <sub>A</sub> = -40 °C ~ +85 °C	10	—	—	ms

## I/O Port Characteristics

**Table 17. I/O Port Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
I <sub>IL</sub>	Low Level Input Current	3.3 V I/O	V <sub>I</sub> = V <sub>SS</sub> , On-chip pull-up resister disabled.	—	—	3	μA
		Reset pin		—	—	3	μA
I <sub>IH</sub>	High Level Input Current	3.3 V I/O	V <sub>I</sub> = V <sub>DD</sub> , On-chip pull-down resister disabled.	—	—	3	μA
		Reset pin		—	—	3	μA
V <sub>IL</sub>	Low Level Input Voltage	3.3 V I/O	V <sub>I</sub> = V <sub>SS</sub> , On-chip pull-up resister disabled.	- 0.5	—	V <sub>DD</sub> × 0.35	V
		Reset pin		- 0.5	—	V <sub>DD</sub> × 0.35	V
V <sub>IH</sub>	High Level Input Voltage	3.3 V I/O	V <sub>I</sub> = V <sub>DD</sub> , On-chip pull-down resister disabled.	V <sub>DD</sub> × 0.65	—	V <sub>DD</sub> + 0.5	V
		Reset pin		V <sub>DD</sub> × 0.65	—	V <sub>DD</sub> + 0.5	V
V <sub>HYS</sub>	Schmitt Trigger Input Voltage Hysteresis	3.3 V I/O	V <sub>I</sub> = V <sub>SS</sub> , On-chip pull-up resister disabled.	—	0.12 × V <sub>DD</sub>	—	mV
		Reset pin		—	0.12 × V <sub>DD</sub>	—	mV

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_{OL}$	Low Level Output Current (GPIO Sink Current)	3.3 V I/O 4 mA drive, $V_{OL} = 0.4$ V	4	—	—	mA
		3.3 V I/O 8 mA drive, $V_{OL} = 0.4$ V	8	—	—	
		3.3 V I/O 12 mA drive, $V_{OL} = 0.4$ V	12	—	—	
		3.3 V I/O 16 mA drive, $V_{OL} = 0.4$ V	16	—	—	
$I_{OH}$	High Level Output Current (GPIO Source Current)	3.3 V I/O 4 mA drive, $V_{OH} = V_{DD} - 0.4$ V	4	—	—	mA
		3.3 V I/O 8 mA drive, $V_{OH} = V_{DD} - 0.4$ V	8	—	—	
		3.3 V I/O 12 mA drive, $V_{OH} = V_{DD} - 0.4$ V	12	—	—	
		3.3 V I/O 16 mA drive, $V_{OH} = V_{DD} - 0.4$ V	16	—	—	
$V_{OL}$	Low Level Output Voltage	3.3 V 4 mA drive I/O, $I_{OL} = 4$ mA	—	—	0.4	V
		3.3 V 8 mA drive I/O, $I_{OL} = 8$ mA	—	—	0.4	
		3.3 V 12 mA drive I/O, $I_{OL} = 12$ mA	—	—	0.4	
		3.3 V 16 mA drive I/O, $I_{OL} = 16$ mA	—	—	0.4	
$V_{OH}$	High Level Output Voltage	3.3 V 4 mA drive I/O, $I_{OH} = 4$ mA	$V_{DD} - 0.4$	—	—	V
		3.3 V 8 mA drive I/O, $I_{OH} = 8$ mA	$V_{DD} - 0.4$	—	—	
		3.3 V 12 mA drive I/O, $I_{OH} = 12$ mA	$V_{DD} - 0.4$	—	—	
		3.3 V 16 mA drive I/O, $I_{OH} = 16$ mA	$V_{DD} - 0.4$	—	—	
$R_{PU}$	Internal Pull-up Resistor	3.3 V I/O	—	46	—	kΩ
$R_{PD}$	Internal Pull-down Resistor	3.3 V I/O	—	46	—	kΩ

## ADC Characteristics

Table 18. ADC Characteristics

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DDA}$	Operating Voltage	—	2.7	3.3	3.6	V
$V_{ADCIN}$	A/D Converter Input Voltage Range	—	0	—	$V_{REF+}$	V
$V_{REF+}$	A/D Converter Reference Voltage	—	—	$V_{DDA}$	$V_{DDA}$	V
$I_{ADC}$	Current Consumption	$V_{DDA} = 3.3\text{ V}$	—	1	TBD	mA
$I_{ADC\_DN}$	Power Down Current Consumption	$V_{DDA} = 3.3\text{ V}$	—	—	0.1	$\mu\text{A}$
$f_{ADC}$	A/D Converter Clock	—	0.7	—	16	MHz
$f_s$	Sampling Rate	—	0.05	—	1	MHz
$t_{DL}$	Data Latency	—	—	12.5	—	$1/f_{ADC}$ Cycles
$t_{S&H}$	Sampling & Hold Time	—	—	3.5	—	$1/f_{ADC}$ Cycles
$t_{ADCCONV}$	A/D Converter Conversion Time	—	—	16	—	$1/f_{ADC}$ Cycles
$R_I$	Input Sampling Switch Resistance	—	—	—	1	kΩ
$C_I$	Input Sampling Capacitance	No pin/pad capacitance included	—	16	—	pF
$t_{SU}$	Startup up Time	—	—	—	1	μs
N	Resolution	—	—	12	—	bit
INL	Integral Non-linearity Error	$f_s = 750\text{ kHz}$ , $V_{DDA} = 3.3\text{ V}$	—	±2	±5	LSB
DNL	Differential Non-linearity Error	$f_s = 750\text{ kHz}$ , $V_{DDA} = 3.3\text{ V}$	—	±1	—	LSB
$E_o$	Offset Error	—	—	—	±10	LSB
$E_G$	Gain Error	—	—	—	±10	LSB

Notes: 1. Guaranteed by design, not tested in production.

2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where  $C_I$  is the storage capacitor,  $R_I$  is the resistance of the sampling switch and  $R_S$  is the output impedance of the signal source  $V_S$ . Normally the sampling phase duration is approximately,  $3.5/f_{ADC}$ . The capacitance,  $C_I$ , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to  $V_S$  for accuracy. To guarantee this,  $R_S$  is not allowed to have an arbitrarily large value.




Figure 6. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0V and V<sub>REF</sub>) are sampled consecutively. In this situation a sampling error below ¼ LSB is ensured by using the following equation:

$$R_s < \frac{3.5}{f_{ADC} C_I \ln(2^{N+2})} - R_I$$

Where f<sub>ADC</sub> is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, R<sub>s</sub> may be larger than the value indicated by the equation above.

## SCTM/GPTM Characteristics

**Table 19. SCTM/GPTM Characteristics**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f <sub>TM</sub>	Timer Clock Source for GPTM	—	—	—	48	MHz
t <sub>RES</sub>	Timer Resolution Time	—	1	—	—	1/f <sub>TM</sub>
f <sub>EXT</sub>	External Signal Frequency On channel 1 ~ 4	—	—	—	1/2	f <sub>TM</sub>
RES	Timer Resolution	—	—	—	16	bit

## I<sup>2</sup>C Characteristics

**Table 20. I<sup>2</sup>C Characteristics**

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>SCL</sub>	SCL Clock Frequency	—	100	—	400	—	1000	kHz
t <sub>SCL(H)</sub>	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
t <sub>SCL(L)</sub>	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t <sub>FALL</sub>	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t <sub>RISE</sub>	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
t <sub>SU(SDA)</sub>	SDA Data Setup Time	500	—	125	—	50	—	ns
t <sub>H(SDA)</sub>	SDA Data Hold Time	0	—	0	—	0	—	ns
t <sub>SU(STA)</sub>	START Condition Setup Time	500	—	125	—	50	—	ns
t <sub>H(STA)</sub>	START Condition Hold Time	0	—	0	—	0	—	ns
t <sub>su(STO)</sub>	STOP Condition Setup Time	500	—	125	—	50	—	ns

- Notes:
- Guaranteed by design, not tested in production.
  - To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
  - To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
  - To achieve 1 MHz fast mode plus, the peripheral clock frequency must be higher than 20 MHz.
  - The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: SEQFILTER = 01 and COMBFILTEREn is disabled.




**Figure 7. I<sup>2</sup>C Timing Diagrams**

## I<sup>2</sup>S Characteristics

**Table 21. I<sup>2</sup>S Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>I<sup>2</sup>S Master Mode</b>						
t <sub>WSD(MO)</sub>	WS Output to BCLK Delay	—	—	TBD	—	ns
t <sub>DOD(MO)</sub>	Data Output to BCLK Delay	—	—	TBD	—	ns
t <sub>DIS(MI)</sub>	Data Input Setup Time	—	—	TBD	—	ns
t <sub>DIH(MI)</sub>	Data Input Hold Time	—	—	TBD	—	ns
<b>I<sup>2</sup>S Slave Mode</b>						
t <sub>BCH(SI)</sub>	BCLK High Pulse Width	—	—	TBD	—	ns
t <sub>BCL(SI)</sub>	BCLK Low Pulse Width	—	—	TBD	—	ns
t <sub>WSS(SI)</sub>	WS Input Setup Time	—	—	TBD	—	ns
t <sub>DOD(SO)</sub>	Data Output to BCLK Delay	—	—	TBD	—	ns
t <sub>DIS(SI)</sub>	Data Input Setup Time	—	—	TBD	—	ns
t <sub>DIH(SI)</sub>	Data Input Hold Time	—	—	TBD	—	ns



**Figure 8. Timing of I<sup>2</sup>S Master Mode**




Figure 9. Timing of I<sup>2</sup>S Slave Mode

## SPI Characteristics

Table 22. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>SPI Master Mode</b>						
f <sub>SCK</sub> (1/t <sub>SCK</sub> )	SPI Master Output SCK Clock Frequency	Master mode SPI peripheral clock frequency f <sub>PCLK</sub>	—	—	f <sub>PCLK</sub> /2	MHz
t <sub>SCK(H)</sub> t <sub>SCK(L)</sub>	SCK Clock High and Low Time	—	t <sub>SCK</sub> /2 - 2	—	t <sub>SCK</sub> /2 + 1	ns
t <sub>V(MO)</sub>	Data Output Valid Time	—	—	—	5	ns
t <sub>H(MO)</sub>	Data Output Hold Time	—	2	—	—	ns
t <sub>SU(MI)</sub>	Data Input Setup Time	—	5	—	—	ns
t <sub>H(MI)</sub>	Data Input Hold Time	—	5	—	—	ns
<b>SPI Slave Mode</b>						
f <sub>SCK</sub> (1/t <sub>SCK</sub> )	SPI Slave Input SCK Clock Frequency	Slave Mode SPI peripheral clock frequency f <sub>PCLK</sub>	—	—	f <sub>PCLK</sub> /3	MHz
Duty <sub>SCK</sub>	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
t <sub>SU(SEL)</sub>	SEL Enable Setup Time	—	3 × t <sub>PCLK</sub>	—	—	ns
t <sub>H(SEL)</sub>	SEL Enable Hold Time	—	2 × t <sub>PCLK</sub>	—	—	ns
t <sub>A(SO)</sub>	Data Output Access Time	—	—	—	3 × t <sub>PCLK</sub>	ns
t <sub>DIS(SO)</sub>	Data Output Disable Time	—	—	—	10	ns
t <sub>V(SO)</sub>	Data Output Valid Time	—	—	—	25	ns
t <sub>H(SO)</sub>	Data Output Hold Time	—	15	—	—	ns
t <sub>SU(SI)</sub>	Data Input Setup Time	—	5	—	—	ns
t <sub>H(SI)</sub>	Data Input Hold Time	—	4	—	—	ns

Note: t<sub>SCK</sub>=1/f<sub>SCK</sub>; t<sub>PCLK</sub>=1/f<sub>PCLK</sub>. SPI output (input) clock frequency f<sub>SCK</sub>; SPI peripheral clock frequency f<sub>PCLK</sub>.




Figure 10. SPI Timing Diagrams – SPI Master Mode




Figure 11. SPI Timing Diagrams – SPI Slave Mode with CPHA = 1

## QSPI Characteristics

Table 23. QSPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>QSPI Master Mode</b>						
$f_{SCK}$ ( $1/t_{SCK}$ )	QSPI Master Output SCK Clock Frequency	Master mode QSPI peripheral clock frequency $f_{HCLK}$	—	—	$f_{HCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
<b>QSPI Slave Mode (1-bit Serial Mode Only)</b>						
$f_{SCK}$ ( $1/t_{SCK}$ )	QSPI Slave Input SCK Clock Frequency	Slave mode QSPI peripheral clock frequency $f_{HCLK}$	—	—	$f_{HCLK}/3$	MHz
$Duty_{SCK}$	QSPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 \times t_{HCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 \times t_{HCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 \times t_{HCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note:  $t_{SCK} = 1/f_{SCK}$ ;  $t_{HCLK} = 1/f_{HCLK}$ . QSPI output (input) clock frequency  $f_{SCK}$ ; QSPI peripheral clock frequency  $f_{HCLK}$ .




Figure 12. QSPI Timing Diagrams – QSPI Master Mode (1-bit Serial Mode, DUALEN = 0, QUADLEN = 0)




Figure 13. QSPI Timing Diagrams – QSPI Master Mode (Dual Mode, DUALEN = 1)




Figure 14. QSPI Timing Diagrams – QSPI Master Mode (Quad Mode, QUADEN = 1)




Figure 15. QSPI Timing Diagrams – QSPI Slave Mode with CPHA = 1 (1-bit Serial Mode)


## USB Characteristics

The USB interface is USB-IF certified – Full Speed.

Table 24. USB DC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	USB Operating Voltage	—	3.0	—	3.6	V
$V_{DI}$	Differential Input Sensitivity	$ V_{USBDP} - V_{USBDM} $	0.2	—	—	V
$V_{CM}$	Common Mode Voltage Range	—	0.8	—	2.5	V
$V_{SE}$	Single-ended Receiver Threshold	—	0.8	—	2.0	V
$V_{OL}$	Pad Output Low Voltage	$R_L$ of 1.5 kΩ to $V_{DD33}$	0	—	0.3	V
$V_{OH}$	Pad Output High Voltage		2.8	—	3.6	V
$V_{CRS}$	Differential Output Signal Cross-point Voltage	—	1.3	—	2.0	V
$Z_{DRV}$	Driver Output Resistance		—	10	—	Ω
$C_{IN}$	Transceiver Pad Capacitance	—	—	—	20	pF

- Notes:
1. Guaranteed by design, not tested in production.
  2. The USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which will experience degradation in the 2.7-to-3.0 V  $V_{DD}$  voltage range.
  3.  $R_L$  is the load connected to the USB driver USBDP.



**Figure 16. USB Signal Rise Time and Fall Time and Cross-Point Voltage ( $V_{CRS}$ ) Definition**

**Table 25. USB AC Electrical Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_r$	Rise Time	$C_L = 50 \text{ pF}$	4	—	20	ns
$t_f$	Fall Time	$C_L = 50 \text{ pF}$	4	—	20	ns
$t_{r/f}$	Rise Time / Fall Time Matching	$t_{r/f} = t_r / t_f$	90	—	110	%

## Audio D/A Converter Characteristics

**Table 26. Audio D/A Converter Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operating Voltage	—	2.2	—	3.6	V
$I_{DD}$	Operating Current	$V_{DD} = 3 \text{ V}$	—	3	—	mA
THD+N	Total Harmonic Distortion + Noise <sup>Note</sup>	$V_{DD} = 3 \text{ V}, 10 \text{ k}\Omega \text{ load}$	—	-50	—	dB

Note: Sine wave input @1kHz, -6dB.


## 8 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [package information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information


## 48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.00 BSC	—
B	—	7.00 BSC	—
C	—	9.00 BSC	—
D	—	7.00 BSC	—
E	—	0.50 BSC	—
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

## 64-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.016 BSC	—
F	0.005	0.007	0.009
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.0 BSC	—
B	—	7.0 BSC	—
C	—	9.0 BSC	—
D	—	7.0 BSC	—
E	—	0.4 BSC	—
F	0.13	0.18	0.23
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright© 2018 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com/en/>.