



HT32F52357/HT32F52367

Datasheet

**32-Bit Arm® Cortex®-M0+ Microcontroller,
up to 256 KB Flash and 32 KB SRAM with 1 MSPS ADC, DAC, CMP,
DIV, USART, UART, QSPI, SPI, I²C, I²S, MCTM, GPTM, SSTM, BFTM,
PWM, SCI, PDMA, CRC, RTC, WDT, EBI, AES and USB2.0 FS**

Revision: V1.20 Date: April 19, 2022

www.holtek.com

Table of Contents

1 General Description.....	6
2 Features.....	7
Core	7
On-chip Memory	7
Flash Memory Controller – FMC.....	7
Reset Control Unit – RSTCU	8
Clock Control Unit – CKCU.....	8
Power Management Control Unit – PWRCU	8
External Interrupt/Event Controller – EXTI	9
Analog to Digital Converter – ADC	9
Comparator – CMP	9
Digital to Analog Converter – DAC	10
I/O Ports – GPIO.....	10
Motor Control Timer – MCTM	10
General-Purpose Timer – GPTM	11
Pulse-Width-Modulation Timer – PWM.....	11
Single Channel Timer – SCTM	11
Basic Function Timer – BFTM	12
Watchdog Timer – WDT.....	12
Real Time Clock – RTC	12
Inter-integrated Circuit – I ² C	13
Quad Serial Peripheral Interface – QSPI.....	13
Serial Peripheral Interface – SPI	14
Universal Synchronous Asynchronous Receiver Transmitter – USART.....	14
Universal Asynchronous Receiver Transmitter – UART	15
Smart Card Interface – SCI	15
Inter-IC Sound – I ² S	16
Cyclic Redundancy Check – CRC	16
Peripheral Direct Memory Access – PDMA	17
Hardware Divider – DIV	17
External Bus Interface – EBI.....	17
Universal Serial Bus Device Controller – USB	18
Advanced Encryption Standard – AES	18
Debug Support.....	18
Package and Operation Temperature	18

3 Overview.....	19
Device Information	19
Block Diagram	20
Memory Map	21
Clock Structure	24
4 Pin Assignment.....	25
5 Electrical Characteristics.....	34
Absolute Maximum Ratings	34
Recommended DC Operating Conditions	34
On-Chip LDO Voltage Regulator Characteristics.....	35
On-Chip Ultra-low Power LDO Voltage Regulator Characteristics	35
Power Consumption	36
Reset and Supply Monitor Characteristics.....	37
External Clock Characteristics	38
Internal Clock Characteristics	39
System PLL Characteristics	39
USB PLL Characteristics	40
Memory Characteristics	40
I/O Port Characteristics.....	40
ADC Characteristics	42
Internal Reference Voltage Characteristics	43
V _{DDA} Monitor Characteristics	44
Comparator Characteristics	44
DAC Characteristics	45
GPTM / PWM / SCTM Characteristics.....	46
I ² C Characteristics	46
SPI Characteristics	47
QSPI Characteristics	49
I ² S Characteristics	52
USB Characteristics.....	54
6 Package Information	55
SAW Type 46-pin QFN (6.5mm×4.5mm×0.75mm) Outline Dimensions.....	56
48-pin LQFP (7mm×7mm) Outline Dimensions.....	57
64-pin LQFP (7mm×7mm) Outline Dimensions.....	58
80-pin LQFP (10mm×10mm) Outline Dimensions.....	59

List of Tables

Table 1. Features and Peripheral List	19
Table 2. Register Map	22
Table 3. Pin Assignment	29
Table 4. Pin Description	31
Table 5. Absolute Maximum Ratings.....	34
Table 6. Recommended DC Operating Conditions.....	34
Table 7. LDO Characteristics	35
Table 8. ULDO Characteristics	35
Table 9. Power Consumption Characteristics	36
Table 10. V _{DD} Power Reset Characteristics	37
Table 11. LVD / BOD Characteristics	37
Table 12. High Speed External Clock (HSE) Characteristics.....	38
Table 13. Low Speed External Clock (LSE) Characteristics	38
Table 14. High Speed Internal Clock (HSI) Characteristics	39
Table 15. Low Speed Internal Clock (LSI) Characteristics.....	39
Table 16. System PLL Characteristics	39
Table 17. USB PLL Characteristics	40
Table 18. Flash Memory Characteristics.....	40
Table 19. I/O Port Characteristics	40
Table 20. ADC Characteristics	42
Table 21. Internal Reference Voltage Characteristics.....	43
Table 22. V _{DDA} Monitor Characteristics.....	44
Table 23. Comparator Characteristics	44
Table 24. DAC Characteristics	45
Table 25. GPTM / PWM / SCTM Characteristics	46
Table 26. I ² C Characteristics.....	46
Table 27. SPI Characteristics.....	47
Table 28. QSPI Characteristics	49
Table 29. I ² S Characteristics	52
Table 30. USB DC Electrical Characteristics	54
Table 31. USB AC Electrical Characteristics.....	54

List of Figures

Figure 1. Block Diagram	20
Figure 2. Memory Map.....	21
Figure 3. Clock Structure	24
Figure 4. 46-pin QFN Pin Assignment	25
Figure 5. 48-pin LQFP Pin Assignment.....	26
Figure 6. 64-pin LQFP Pin Assignment.....	27
Figure 7. 80-pin LQFP Pin Assignment.....	28
Figure 8. ADC Sampling Network Model	43
Figure 9. I ² C Timing Diagram.....	47
Figure 10. SPI Timing Diagram – SPI Master Mode.....	48
Figure 11. SPI Timing Diagram – SPI Slave Mode with CPHA = 1	48
Figure 12. QSPI Timing Diagrams – QSPI Master Mode (1-bit serial mode, DUALEN = 0, QUADEN = 0) ..	50
Figure 13. QSPI Timing Diagrams – QSPI Master Mode (Dual Mode, DUALEN = 1)	50
Figure 14. QSPI Timing Diagrams – QSPI Master Mode (Quad Mode, QUADEN = 1).....	51
Figure 15. QSPI Timing Diagrams – QSPI Slave Mode with CPHA = 1 (1-bit serial mode)	52
Figure 16. I ² S Master Mode Timing Diagram.....	53
Figure 17. I ² S Slave Mode Timing Diagram.....	53
Figure 18. USB Signal Rise Time and Fall Time and Cross-Point Voltage (V_{CRS}) Definition	54

1 General Description

The HOLTEK HT32F52357/52367 devices are high performance, low power consumption 32-bit microcontrollers based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer, and including advanced debug support.

The devices operate at a frequency of up to 60 MHz with a Flash accelerator to obtain maximum efficiency. It provides up to 256 KB of embedded Flash memory for code/data storage and up to 32 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as USB2.0 FS, EBI, PDMA, AES-128/256, Hardware Divider DIV, QSPI, SPI, I²S, USART, UART, SCI, I²C, MCTM, GPTM, PWM, SSTM, BFTM, CRC-16/32, RTC, WDT, ADC, CMP, DAC and SW-DP (Serial Wire Debug Port), etc., are also implemented in the device series. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the devices are suitable for use in a wide range of applications, especially in areas such as white goods application controllers, power monitors, alarm systems, consumer products, handheld equipment, data logging applications, motor controllers and so on.

arm CORTEX

2 Features

Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 60 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

On-chip Memory

- Up to 256 KB on-chip Flash memory for instruction/data and options storage
- Up to 32 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor accesses and debug accesses share the single external interface to external AHB peripherals. The processor accesses take priority over debug accesses. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 in the Overview chapter shows the memory map of the HT32F52357/52367 series devices, including code, SRAM, peripheral and other pre-defined regions.

Flash Memory Controller – FMC

- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than the CPU, a wide access interface with a pre-fetch buffer is provided for the Flash Memory in order to reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory word program/page erase functions are also provided.

Reset Control Unit – RSTCU

- Supply supervisor:
 - Power on Reset / Power down Reset – POR / PDR
 - Brown-out Detector – BOD
 - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.

Clock Control Unit – CKCU

- External 4 to 16 MHz crystal oscillator
- External 32,768 Hz crystal oscillator
- Internal 8 MHz RC oscillator trimmed to $\pm 2\%$ accuracy at 3.3 V operating voltage and 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Integrated clock PLL and USB PLL
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillators and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), a Phase Lock Loop (PLL), an HSE clock monitor, clock pre-scalers, clock multiplexers, APB clock divider and gating circuitry. The clocks of the AHB, APB and Cortex®-M0+ are derived from the system clock (CK_SYS) which can source from the HSI, HSE, LSI, LSE or system PLL. The Watchdog Timer and Real Time Clock (RTC) use either the LSI or LSE as their clock source.

Power Management Control Unit – PWRCU

- Single V_{DD} power supply: 1.65 V to 3.6 V
- Integrated 1.5 V LDO regulator for CPU core, peripherals and memories power supply
- V_{BAT} battery power supply for RTC and backup registers
- Three power domains: V_{DD} , V_{CORE} and Backup
- Four power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2 and Power-Down

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in these devices provides many types of power saving modes such as Sleep, Deep-Sleep1, Deep-Sleep2 and Power-Down modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger sources and types
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 1 Msps conversion rate
- Up to 12 external analog input channels

A 12-bit multi-channel Analog to Digital Converter is integrated in these devices. There are multiplexed channels, which include up to 12 external analog signal channels and 6 internal channels which can be measured. If the input voltage is required to remain within a specific threshold window, an Analog Watchdog function will monitor and detect these signals. An interrupt will then be generated to inform that the input voltage is higher or lower than the set thresholds. There are three conversion modes to convert an analog signal to digital data. The A/D Conversion can be operated in one shot, continuous and discontinuous conversion modes.

The internal voltage reference (V_{REF}) which can provide a stable reference voltage for the A/D Converter and Comparators is internally connected to the ADC input channel. The precise voltage of the V_{REF} is individually measured for each part by Holtek during production test.

Comparator – CMP

- Rail-to-rail comparator
- Configurable negative inputs used for flexible voltage selection
 - External CN pin
 - Internal 8-bit CVR output
- Programmable hysteresis
- Programming respond speed and consumption
- Comparator output can be routed to I/O pin, to multiple timers or ADC trigger inputs
- 8-bit CVR can be configurable to dedicated I/O for voltage reference
- Comparator has interrupt generation capability with wakeup from Sleep, Deep-Sleep1 or Deep-Sleep2 mode through the EXTI controller

The two general purpose comparators, CMP, are implemented within the devices. They can be configured either as standalone comparators or combined with the different kinds of peripheral IP. Each comparator is capable of asserting interrupts to the NVIC or waking up the CPU from the Sleep, Deep-Sleep1 or Deep-Sleep2 mode through the EXTI wakeup event management unit.

Digital to Analog Converter – DAC

- Two DAC converters with each having one output channel
- 12-bit or 8-bit resolution
- Maximum 500 ksps conversion updating rate
- Dual DAC channels for implementing simultaneous conversion
- Supports voltage output buffer mode and bypass voltage output buffer mode
- Reference voltage from internal reference voltage V_{REF} or V_{DDA}

The DAC Module has two Digital to Analog Converters. Each is a 12-bit, voltage output digital to analog converter and has one output channel. The DAC can be configured in 8-bit or 12-bit mode. The DAC conversion could be implemented independently or simultaneously when both channels are grouped together for synchronous update operation.

I/O Ports – GPIO

- Up to 67 GPIOs
- Port A, B, C, D, E are mapped as 16 external interrupts – EXTI
- Almost all I/O pins have configurable output driving current

There are up to 67 General Purpose I/O pins, GPIO, for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

Motor Control Timer – MCTM

- 16-bit up/down auto-reload counter
- 16-bit programmable prescaler allowing counter clock frequency division by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Complementary Outputs with programmable dead-time insertion
- Supports 3-phase motor control and hall sensor interface
- Break input to force the timer's output signals into a reset or fixed condition

The Motor Control Timer consists of a single 16-bit up/down counter; four 16-bit CCRs (Capture/Compare Registers), single one 16-bit counter-reload register (CRR), single 8-bit repetition counter and several control/status registers. It can be used for a variety of purposes including measuring the pulse widths of input signals or generating output waveforms such as compare match outputs, PWM outputs or complementary PWM outputs with dead-time insertion. The MCTM is capable of offering full functional support for motor control, hall sensor interfacing and brake input.

General-Purpose Timer – GPTM

- 16-bit up/down auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General-Purpose Timer consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

Pulse-Width-Modulation Timer – PWM

- 16-bit up/down auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output

The Pulse-Width-Modulation Timer consists of one 16-bit up/down-counter, four 16-bit Compare Registers (CRs), one 16-bit Counter Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer and output waveform generation such as single pulse generation or PWM output.

Single Channel Timer – SCTM

- 16-bit auto-reload up-counter
- One channel for each timer
- 16-bit programmable prescaler that allows division of the counter clock frequency by any factor between 1 and 65536
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned
- Single Pulse Mode Output

The Single Channel Timer consists of one 16-bit up-counter, one 16-bit Capture/Compare Register (CCR), one 16-bit Counter Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as single pulse generation or PWM outputs.

Basic Function Timer – BFTM

- 32-bit compare match up-counter – no I/O control features
- One shot mode – stops counting when compare match occurs
- Repetitive mode – restarts counter when compare match occurs

The Basic Function Timer is a simple 32-bit up-counting counter designed to measure time intervals, generate one shots or generate repetitive interrupts. The BFTM can operate in two functional modes which are repetitive and one shot modes. In the repetitive mode, the counter will be restarted at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

Watchdog Timer – WDT

- 12-bit down-counter with 3-bit prescaler
- Provide reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit down-counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. It means that the counter reload must occur when the Watchdog timer value has a value within a limited window using a specific method. The Watchdog Timer counter can be stopped when the processor is in the debug mode. The register write protection function can be enabled to prevent an unexpected change in the Watchdog timer configuration.

Real Time Clock – RTC

- 32-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real Time Clock, RTC, circuitry includes the APB interface, a 32-bit up-counter, a control register, a prescaler, a compare register and a status register. Most of the RTC circuits are located in the Backup power domain except for the APB interface. The APB interface is located in the V_{CORE} power domain. Therefore, it is necessary to be isolated from the ISO signal that comes from the power control unit when the V_{CORE} power domain is powered off, i.e., when the devices enter the Power-Down mode. The RTC counter is used as a wakeup timer to generate a system resume or interrupt signal from the MCU power saving mode.

Inter-integrated Circuit – I²C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode using address mask function

The I²C is an internal circuit allowing communication with an external I²C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I²C module provides three data transfer rates: 100 kHz in the Standard mode, 400 kHz in the Fast mode and 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I²C bus is a bidirectional data line between the master and slave devices and is used for data transmission and reception. The I²C also has an arbitration detection and clock synchronization function to prevent the situations where more than one master attempts to transmit data to the I²C bus at the same time.

Quad Serial Peripheral Interface – QSPI

- Master or slave mode
- Master mode speed up to $f_{HCLK}/2$
- Slave mode speed up to $f_{HCLK}/3$
- Programmable data frame length up to 16 bits
- FIFO Depth: 8 levels
- MSB or LSB first shift selection
- Programmable slave select high or low active polarity
- Multi-master and multi-slave operation
- Master mode supports the dual/quad output read mode of QSPI series NOR Flash
- Four error flags with individual interrupt
 - Read overrun
 - Write collision
 - Mode fault
 - Slave abort
- Support PDMA interface

The Quad Serial Peripheral Interface, QSPI, provides a QSPI protocol data transmit and receive functions in both master or slave mode. The QSPI interface uses 6 pins for Dual/Quad SPI, among which are serial data input and output lines SIO3, SIO2, MISO/SIO1 and MOSI/SIO0, the clock line SCK, and the slave select line SEL.

Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to ($f_{PCLK}/2$) MHz for the master mode and ($f_{PCLK}/3$) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, among which are serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master who controls the data flow using the SEL and SCK signals to indicate the start of the data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but with the reverse sequence. The mode fault detection provides a capability for multi-master applications.

Universal Synchronous Asynchronous Receiver Transmitter – USART

- Supports both asynchronous and clocked synchronous serial communication modes
- Programming baud rate clock frequency up to ($f_{PCLK}/16$) MHz for Asynchronous mode and ($f_{PCLK}/8$) MHz for synchronous mode
- Full duplex communication
- Fully programmable serial communication characteristics including
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd, or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error
- Auto hardware flow control mode – RTS, CTS
- IrDA SIR encoder and decoder
- RS485 mode with output enable control
- FIFO Depth: 8-level for both receiver and transmitter

The Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible full duplex data exchange using synchronous or asynchronous data transfer. The USART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The USART peripheral function supports four types of interrupt including Line Status Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt and Time Out Interrupt. The USART module includes a transmitter FIFO, (TX_FIFO) and receiver FIFO (RX_FIFO). The software can detect a USART error status by reading the USART Status & Interrupt Flag Register, USRSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate clock frequency up to ($f_{PCLK}/16$) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including
 - Word length: 7, 8 or 9-bit character
 - Parity: Even, odd or no-parity bit generation and detection
 - Stop bit: 1 or 2 stop bits generation
 - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

Smart Card Interface – SCI

- Supports ISO 7816-3 standard
- Character Transfer mode
- Single transmit buffer and single receive buffer
- 11-bit ETU (Elementary Time Unit) counter
- 9-bit guard time counter
- 24-bit general purpose waiting time counter
- Parity generation and check functions
- Automatic character retry on parity error detection in transmission and reception modes

The Smart Card Interface, SCI, is compatible with the ISO 7816-3 standard. This interface includes functions for Card Insertion/Removal detection, SCI data transfer control logic and data buffers, internal Timer Counters and corresponding control logic circuits to perform the required Smart Card operations. The Smart Card interface acts as a Smart Card Reader to facilitate communication with the external Smart Card. The overall functions of the Smart Card interface are controlled by a series of registers including control and status registers together with several corresponding interrupts which are generated to get the attention of the microcontroller for SCI transfer status.

Inter-IC Sound – I²S

- Master or Slave mode
- Mono and Stereo
- I²S-justified, Left-justified and Right-justified mode
- 8/16/24/32-bit sample size with 32-bit channel extended
- 8 × 32-bit TX & RX FIFO with PDMA supported
- 8-bit Fractional Clock Divider with rate control

The I²S is a synchronous communication interface that can be used as a master or slave to exchange data with other audio peripherals, such as ADCs or DACs. The I²S supports a variety of data formats. In addition to the stereo I²S-justified, Left-justified and Right-justified modes, there are mono PCM modes with 8/16/24/32-bit sample size. When the I²S operates in the master mode, using the fractional divider, it can provide an accurate sampling frequency output and support the rate control function and fine-tuning of the output frequency to avoid system problems caused by the cumulative frequency error between different devices.

Cyclic Redundancy Check – CRC

- Supports CRC16 polynomial: 0x8005,
 $X^{16} + X^{15} + X^2 + 1$
- Supports CCITT CRC16 polynomial: 0x1021,
 $X^{16} + X^{12} + X^5 + 1$
- Supports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,
 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Supports 1's complement, byte reverse & bit reverse operation on data and checksum
- Supports byte, half-word & word data size
- Programmable CRC initial seed value
- CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit data
- Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm and is used to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described above. If the new CRC code result does not match the one calculated earlier, that means the data stream contains a data error.

Peripheral Direct Memory Access – PDMA

- 6 channels with trigger source grouping
- 8-bit, 16-bit and 32-bit width data transfer
- Supports Address increment, decrement and fixed modes
- 4-level programmable channel priority
- Auto reload mode
- Supports trigger source:
ADC, QSPI, SPI, USART, UART, SCI, I²C, I²S, MCTM, GPTM, PWM, AES and software request

The Peripheral Direct Memory Access controller, PDMA, moves data between the peripherals and the system memory on the AHB bus. Each PDMA channel has a source address, destination address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid interrupt service routine execution. It improves system performance as the software does not need to connect each data movement operation.

Hardware Divider – DIV

- Signed/unsigned 32-bit divider
- Calculate in 8 clock cycles, load in 1 clock cycle
- Division by zero error Flag

The divider is the truncated division and needs a software triggered start signal by using the control register “START” bit. After 8 clock cycles, the divider calculate complete flag will be set to 1, and if the divisor register data is zero, the division by zero error flag will be set to 1.

External Bus Interface – EBI

- Programmable interface for various memory types
- Translate the AHB transactions into the appropriate external device protocol
- Individual chip select signal for per memory bank
- Programmable timing to support a wide range of devices
- Automatic translation when AHB transaction width and external memory interface width is different
- Write buffer to decrease the stalling of the AHB write burst transaction
- Multiplexed and non-multiplexed address and data line configurations
 - Up to 21 address lines
 - Up to 16-bit data bus width

The external bus interface is able to access external parallel interface devices such as SRAM, Flash and LCD modules. The interface is memory mapped into the CPU internal address map. The data and address lines are multiplexed in order to reduce the number of pins required to connect to the external devices. The read/write timing of the bus can be adjusted to meet the timing specification of the external devices. Note the interface only supports asynchronous 8 or 16-bit bus interface.

Universal Serial Bus Device Controller – USB

- Complies with USB 2.0 Full-Speed (12 Mbps) specification
- Fully integrated USB full-speed transceiver
- 1 control endpoint (EP0) for control transfer
- 3 single-buffered endpoints for bulk and interrupt transfer
- 4 double-buffered endpoints for bulk, interrupt and isochronous transfer
- 1,024 bytes EP_SRAM used as the endpoint data buffers

The USB device controller is compliant with the USB 2.0 full-speed specification. There is one control endpoint known as Endpoint 0 and seven configurable endpoints. A 1024-byte SRAM is used as the endpoint buffers. Each endpoint buffer size is programmable using corresponding registers, thus providing maximum flexibility for various applications. The integrated USB full-speed transceiver helps to minimize overall system complexity and cost. The USB also contains suspend and resume features to meet low-power consumption requirement.

Advanced Encryption Standard – AES

- Supports AES Encrypt / Decrypt functions
- Supports AES ECB/CBC/CTR modes
- Supports Key Size of 128, 192 and 256 bits
- Supports 4 words Initial Vector for CBC and CTR modes
- 8 × 32 bits (Each IN and OUT FIFO Capacity) for 2 AES Data blocks
- Supports PDMA interface
- Supports Word Data Swap function

The AES core supports both encryption and decryption functions and supports 128-bit input data. It should be noted that hardware does not pad out any input data bits, therefore users need to do pad action by software at first.

Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoints or code / literal patches
- 2 comparators for hardware watch points

Package and Operation Temperature

- 46-pin QFN and 48/64/80-pin LQFP packages
- Operation temperature range: -40 °C to 85 °C

3 Overview

Device Information

Table 1. Features and Peripheral List

	Peripherals	HT32F52357	HT32F52367
Main Flash (KB)		128	255
Option Bytes Flash (KB)		1	1
SRAM (KB)		16	32
Timers	MCTM	1	
	GPTM	1	
	PWM	2	
	SCTM	2	
	BFTM	2	
	WDT	1	
	RTC	1	
Communication	USB	1	
	QSPI	1	
	SPI	2	
	USART	2	
	UART	4	
	I ² C	2	
	I ² S	1	
	SCI (ISO7816-3)	2	
PDMA		6 channels	
AES		1	
Hardware Divider		1	
EBI		1	
CRC-16/32		1	
EXTI		16	
12-bit ADC		1	
Number of channels		Max. 12 Channels	
Comparator		2	
DAC		2	
GPIO		Up to 67	
CPU frequency		Up to 60 MHz	
Operating voltage		1.65 V ~ 3.6 V	
Operating temperature		-40 °C ~ 85 °C	
Package		46-pin QFN and 48/64/80-pin LQFP	

Block Diagram




Figure 1. Block Diagram

Memory Map




Figure 2. Memory Map

Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	USART0	APB
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_2FFF	UART2	
0x4000_3000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI0	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4002_5FFF	Reserved	
0x4002_6000	0x4002_6FFF	I ² S	
0x4002_7000	0x4002_BFFF	Reserved	
0x4002_C000	0x4002_CFFF	MCTM	
0x4002_D000	0x4003_0FFF	Reserved	
0x4003_1000	0x4003_1FFF	PWM0	
0x4003_2000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_9FFF	Reserved	
0x4003_A000	0x4003_AFFF	SCI1	
0x4003_B000	0x4003_FFFF	Reserved	
0x4004_0000	0x4004_0FFF	USART1	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_2FFF	UART3	
0x4004_3000	0x4004_3FFF	SCI0	
0x4004_4000	0x4004_4FFF	SPI1	
0x4004_5000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I ² C0	
0x4004_9000	0x4004_9FFF	I ² C1	
0x4004_A000	0x4005_3FFF	Reserved	
0x4005_4000	0x4005_4FFF	DAC	
0x4005_5000	0x4005_7FFF	Reserved	
0x4005_8000	0x4005_8FFF	CMP	
0x4005_9000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	

Start Address	End Address	Peripheral	Bus
0x4006_F000	0x4007_0FFF	Reserved	APB
0x4007_1000	0x4007_1FFF	PWM1	
0x4007_2000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM0	
0x4007_7000	0x4007_7FFF	BFTM1	
0x4007_8000	0x4007_FFFF	Reserved	
0x4008_0000	0x4008_1FFF	FMC	
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x4008_BFFF	CRC	
0x4008_C000	0x4008_FFFF	Reserved	
0x4009_0000	0x4009_1FFF	PDMA	
0x4009_2000	0x4009_7FFF	Reserved	
0x4009_8000	0x4009_9FFF	EBI	
0x4009_A000	0x400A_7FFF	Reserved	
0x400A_8000	0x400A_9FFF	USB	AHB
0x400A_A000	0x400A_BFFF	USB EP_SRAM	
0x400A_C000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIOA	
0x400B_2000	0x400B_3FFF	GPIOB	
0x400B_4000	0x400B_5FFF	GPIOC	
0x400B_6000	0x400B_7FFF	GPIOD	
0x400B_8000	0x400B_9FFF	GPIOE	
0x400B_A000	0x400C_7FFF	Reserved	
0x400C_8000	0x400C_9FFF	AES	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_B000	0x400D_FFFF	Reserved	
0x400E_0000	0x400E_1FFF	QSPI	
0x400E_2000	0x400F_FFFF	Reserved	

Clock Structure




Figure 3. Clock Structure

4 Pin Assignment

HT32F52357/HT32F52367
46 QFN-A

AF0 (Default)		○	46	45	44	43	42	41	40	39	38	37	36	35	34	33	VSS_2	AF0 (Default)	AF0 (Default)	AF1												
PA1	1	VDD			PVDD	VDD Power Pad							VBAT	VBAT Power Pad						PIO	32	VDDIO										
PA2	2	VDD			AP	Analog Power Pad							PIO	VDDIO Power Pad						VDD IO	31	PB1										
PA3	3	VDD			AP	1.5 V Power Pad							VDD IO	VDDIO Digital I/O Pad						VDD IO	30	PB0										
PA4	4	VDD			P15	VDD Digital & Analog I/O Pad							VDD IO	VDDIO Digital I/O Pad						VDD IO	29	PA15										
PA5	5	VDD			VDD	VDD Digital & Analog I/O Pad							VDD IO	VDDIO Digital I/O Pad						VDD IO	28	PA14										
PA6	6	VDD			VDD	VDD Digital I/O Pad							VDD IO	VDDIO Digital I/O Pad						VDD IO	27	SWDIO										
PA7	7	VDD			VDD	VDD Digital I/O Pad							VDD IO	VDDIO Digital I/O Pad						VDD IO	26	SWCLK										
USBDM /PC6	8	USB			VBAK	Back-up Domain Pad							VDD IO	VDDIO Digital I/O Pad						VDD IO	25	PA11										
USBDP /PC7	9	USB			USB	USB PHY Pad							VDD IO	VDDIO Digital I/O Pad						VDD IO	24	PA10										
			P15	PVDD	PVDD	VBAK	VBAT	VBAK	VBAK	VBAK	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PAG_BOOT	AF0 (Default)	AF1												
			10	11	12	13	14	15	16	17	18	19	20	21	22	23	XTALIN	PB13	PA8													
			CLDO	VDD_1	VSS_1	nRST	VBAT	X32KIN	X32KOUT	RTCOUT	RTCON	PB11	PB10	PB12	PB14	PB15	PA9_BOOT	AF0 (Default)	AF1													

Figure 4. 46-pin QFN Pin Assignment

HT32F52357/HT32F52367 48 LQFP-A													
AF0 (Default)	AF0 (Default)											AF1	
	AP	AP	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD		
PA0	1	VDD	VBAT Power Pad										
PA1	2	VDD	VDD Power Pad										
PA2	3	VDD	3.3 V Analog Power Pad										
PA3	4	VDD	1.5 V Power Pad										
PA4	5	VDD	VDD Digital & Analog I/O Pad										
PA5	6	VDD	VDD Digital I/O Pad										
PA6	7	VDD	VDD Domain Pad										
PA7	8	VDD	USB PHY Pad										
PC4	9	VDD	PIO VDDIO Power Pad										
PC5	10	VDD	VDDIO Digital I/O Pad										
USBDM /PC6	11	USB											
USBDP /PC7	12	USB											
		P15 PVDD PVDD VBAK VBAT VBAK VBAK VBAK VDD VDD VDD										AF0 (Default)	
		13	14	15	16	17	18	19	20	21	22	23	
		PB15 PB14 PB13 PB12 PB11 PB10 X32KIN X32KOUT RTCOUT XTA1LIN PB0 PC0 PB15										AF1	
		nRST VBAT VDD_1 VSS_1 CLDO											

Figure 5. 48-pin LQFP Pin Assignment

HT32F52357/HT32F52367 64 LQFP-A																					
AF0 (Default)		AF0 (Default)								AF1											
		○		64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49		
PA0	1	VDD															VDD IO	48	PD3		
PA1	2	VDD															VDD IO	47	PD2		
PA2	3	VDD															VDD IO	46	PD1		
PA3	4	VDD															VDD IO	45	PB1		
PA4	5	VDD															VDD IO	44	PB0		
PA5	6	VDD															PVDD	43	VSS_2		
PA6	7	VDD															PIO	42	VDDIO		
PA7	8	VDD															VDD IO	41	PA15		
PD4	9	VDD															VDD IO	40	PA14		
PD5	10	VDD															VDD IO	39	SWDIO	PA13	
PC4	11	VDD															VDD IO	38	SWCLK	PA12	
PC5	12	VDD															VDD IO	37	PA11		
PC8	13	VDD															VDD IO	36	PA10		
PC9	14	VDD															VDD IO	35	PA9 BOOT		
USBDM /PC6	15	USB															VDD IO	34	PA8		
USBDP /PC7	16	USB															VDD	33	PC13		
		P15	PVDD	PVDD	VBAK	VBAT	VBAK	VBAK	VBAK	VDD	VDD	VDD	VDD	VDD	VDD	VDD			AF1 (Default)		
		17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32				
		CLDO	VDD_1	VSS_1	nRST	VBAT	X32KIN	PB10	PB11	RTCOUT	PB12	PB13	PD0	PD1	PD2	PD3			AF1 (Default)		

4 Pin Assignment

Figure 6. 64-pin LQFP Pin Assignment

HT32F52357/HT32F52367 80 LQFP-A																			
AF0 (Default)	AF0 (Default)																		AF1 (Default)
	AF0 (Default)																		
	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64	63	62
VSSA	○	AP	AP	VDD	VDD	VDD	VDD	VDD	VDD	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	AF0 (Default)
PA0	1	VDD																	VDD IO
PA1	2	VDD																	VDD IO
PA2	3	VDD																	VDD IO
PA3	4	VDD																	VDD IO
PA4	5	VDD																	VDD IO
PA5	6	VDD																	VDD IO
PA6	7	VDD																	VDD IO
PA7	8	VDD																	VDD IO
PD4	9	VDD																	VDD IO
PD5	10	VDD																	VDD IO
PC4	11	VDD																	VDD IO
PC5	12	VDD																	VDD IO
VDD_4	13	PVDD																	PVDD
VSS_4	14	PVDD																	VSS_2
PC8	15	VDD																	PIO
PC9	16	VDD																	VDD IO
PD6	17	VDD																	VDD IO
PD7	18	VDD																	VDD IO
USBDM /PC6	19	USB																	VDD IO
USBDP /PC7	20	USB																	VDD IO
		P15	PVDD	PVDD	VBAK	VBAT	VBAT	VBAT	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	AF0 (Default)	
		21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	AF1 (Default)
		QDIO	VDD_1	VSS_1	nRST	VBAT	X32KIN	X32KOUT	RTCOUT	PB12	PB13	XTALIN	PB14	PB15	PB10	PB11	PB12	PB13	AF1

4 Pin Assignment

Figure 7. 80-pin LQFP Pin Assignment

Table 3. Pin Assignment

Package					Alternate Function Mapping															
					AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
80 LQFP	64 LQFP	48 LQFP	46 QFN	System Default	GPIO	ADC /DAC	CMP	MCTM /GPTM	SPI /QSPI	USART /UART	I ² C	SCI	EBI	I ² S	N/A	N/A	SCTM /PWM	N/A	System Other	
1	1	1	46	PA0		ADC_IN0		GT_CH0	SPI1_SCK	USR0_RTS	I2C1_SCL	SCI0_CLK		I2S_WS					VREF	
2	2	2	1	PA1		ADC_IN1		GT_CH1	SPI1_MOSI	USR0_CTS	I2C1_SDA	SCI0_DIO		I2S_BCLK						
3	3	3	2	PA2		ADC_IN2		GT_CH2	SPI1_MISO	USR0_TX				I2S_SDO						
4	4	4	3	PA3		ADC_IN3		GT_CH3	SPI1_SEL	USR0_RX				I2S_SD1						
5	5	5	4	PA4		ADC_IN4		GT_CH0	SPI0_SCK	USR1_TX	I2C0_SCL	SCI1_CLK								
6	6	6	5	PA5		ADC_IN5		GT_CH1	SPI0_MOSI	USR1_RX	I2C0_SDA	SCI1_DIO								
7	7	7	6	PA6		ADC_IN6		GT_CH2	SPI0_MISO	USR1_RTS		SCI1_DET								
8	8	8	7	PA7		ADC_IN7		GT_CH3	SPI0_SEL	USR1_CTS				I2S_MCLK						
9	9			PD4		ADC_IN8				UR1_TX			EBI_A2				PWM1_CH0			
10	10			PD5		ADC_IN9				UR1_RX			EBI_A3				PWM1_CH1			
11	11	9		PC4		ADC_IN10		GT_CH0	SPI1_SEL	USR0_TX	I2C1_SCL		EBI_A19							
12	12	10		PC5		ADC_IN11		GT_CH1	SPI1_SCK	USR0_RX	I2C1_SDA		EBI_A20							
13				VDD_4																
14				VSS_4																
15	13			PC8				GT_CH2	SPI1_MOSI	UR1_TX			EBI_A0				SCTM0			
16	14			PC9				GT_CH3	SPI1_MISO	UR1_RX			EBI_A1				SCTM1			
17				PD6									EBI_A9				PWM1_CH2			
18				PD7									EBI_A10				PWM1_CH3			
19	15	11	8	PC6				MT_CH2		UR0_TX	I2C0_SCL									
19	15	11	8	USBDM																
20	16	12	9	USBDP																
20	16	12	9	PC7				MT_CH2N		UR0_RX	I2C0_SDA									
21	17	13	10	CLDO																
22	18	14	11	VDD_1																
23	19	15	12	VSS_1																
24	20	16	13	nRST																
25	21	17	14	VBAT																
26	22	18	15	X32KIN	PB10						USR1_TX									
27	23	19	16	X32KOUT	PB11						USR1_RX									
28	24	20	17	RTCCOUT	PB12						UR0_RX							WAKEUP		
29	25			PD0								I2C0_SDA		EBI_A18	I2S_SD1			SCTM0		
30	26	21	18	XTALIN	PB13						UR3_TX									
31	27	22	19	XTALOUT	PB14						UR3_RX									
32				PD8								I2C0_SCL			I2S_BCLK					
33				PD9								I2C0_SDA		EBI_A14	I2S_SDO			PWM0_CH0		
34				PD10										EBI_A15	I2S_SD1			PWM0_CH1		
35	28	23	20	PB15				MT_CH0	SPI0_SEL	USR1_TX	I2C1_SCL	SCI1_CLK	EBI_A16	I2S_MCLK				PWM0_CH2		
36	29	24	21	PC0				MT_CH0N	SPI0_SCK	USR1_RX	I2C1_SDA	SCI1_DIO	EBI_A17					PWM0_CH3		

Package				Alternate Function Mapping															
				AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
80 LQFP	64 LQFP	48 LQFP	46 QFN	System Default	GPIO	ADC /DAC	CMP	MCTM /GPTM	SPI /QSPI	USART /UART	I ² C	SCI	EBI	I ² S	N/A	N/A	SCTM /PWM	N/A	System Other
37	30			PC10				GT_CH0	SPI1_SEL	UR2_TX			EBl_AD13	I2S_WS					
38	31			PC11				GT_CH1	SPI1_SCK	UR2_RX			EBl_AD14	I2S_BCLK					
39	32			PC12				GT_CH2	SPI1_MOSI	UR1_TX	I ² C0_SCL		EBl_AD15	I2S_SD0			SCTM0		
40	33			PC13				GT_CH3	SPI1_MISO	UR1_RX	I ² C0_SDA	SCI1_DET	EBl_CS3	I2S_SDI			SCTM1		
41	34	25	22	PA8					QSPI_SIO2	USR0_TX		SCI1_CLK		I2S_MCLK			PWM1_CH3		
42	35	26	23	PA9_BOOT					SPI0_MOSI	UR3_TX		SCI1_DIO	EBl_A1	I2S_WS			PWM1_CH0		CKOUT
43	36	27	24	PA10				MT_CH1	QSPI_SIO3	USR0_RX		SCI0_DET					PWM0_CH1		
44	37	28	25	PA11				MT_CH1N	SPI0_MISO	UR3_RX		SCI1_DET	EBl_A0	I2S_MCLK			SCTM0		
45	38	29	26	SWCLK	PA12														
46	39	30	27	SWDIO	PA13														
47	40	31	28	PA14				MT_CH0	QSPI_SEL	USR0_RTS	I ² C1_SCL	SCI0_CLK	EBl_A0				PWM0_CH0		
48	41	32	29	PA15				MT_CH0N	QSPI_SCK	USR0_CTS	I ² C1_SDA	SCI0_DIO	EBl_AD1				SCTM1		
49	42	35	32	VDDIO															
50	43	36	33	VSS_2															
51	44	33	30	PB0				MT_CH1	QSPI_SIO0	USR0_TX	I ² C0_SCL		EBl_AD2				PWM0_CH1		
52	45	34	31	PB1				MT_CH1N	QSPI_SIO1	USR0_RX	I ² C0_SDA		EBl_AD3				PWM1_CH1		
53	46			PD1				MT_CH2	QSPI_SIO2	USR1_RTS		SCI0_CLK	EBl_AD10						
54	47			PD2				MT_CH2N	QSPI_SIO3	USR1_CTS		SCI0_DIO	EBl_AD11						
55	48			PD3				MT_CH3	QSPI_SEL			SCI0_DET	EBl_AD12						
56				PD11					QSPI_SCK				EBl_A4				PWM0_CH2		
57				PD12					QSPI_SIO0				EBl_A5				PWM1_CH2		
58				PD13					QSPI_SIO1				EBl_A6						
59				PD14					QSPI_SIO2				EBl_A7				SCTM0		
60				PD15					QSPI_SIO3				EBl_A8				SCTM1		
61	49	37	34	PB2			COUT0	MT_CH2	QSPI_SEL	UR2_TX			EBl_AD4				PWM0_CH2		CKIN
62	50	38	35	PB3			COUT1	MT_CH2N	QSPI_SCK	UR2_RX			EBl_AD5				SCTM1		
63	51	39	36	PB4				MT_BRK	QSPI_SIO0	UR1_TX			EBl_AD6				SCTM0		
64	52	40	37	PB5				MT_BRK	QSPI_SIO1	UR1_RX			EBl_AD7						
65	53			PC14			COUT0	MT_CH3	QSPI_SIO2	UR3_TX	I ² C0_SCL		EBl_AD8						
66	54			PC15			COUT1		QSPI_SIO3	UR3_RX	I ² C0_SDA		EBl_A9				SCTM1		
67				PE0					SPI0_SEL				SCI0_CLK	EBl_A11			PWM1_CH2		
68				PE1					SPI0_SCK				SCI0_DIO	EBl_A12			PWM0_CH3		
69				PE2			COUT0		SPI0_MOSI				EBl_A13						
70	55			VDD_3															
71	56			VSS_3															
72				PE3			COUT1		SPI0_MISO					I2S_MCLK					

Package				Alternate Function Mapping															
				AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
80 LQFP	64 LQFP	48 LQFP	46 QFN	System Default	GPIO	ADC /DAC	CMP	MCTM /GPTM	SPI /QSPI	USART /UART	I ² C	SCI	EBI	I ² S	N/A	N/A	SCTM /PWM	N/A	System Other
73	57	41	38	PC1			CN0	MT_CH0	SPI1_SEL	UR1_TX			EBI_OE	I ² S_MCLK			PWM0_CH0		
74	58	42	39	PC2			CP0	MT_CH0N	SPI1_SCK	UR2_RX			EBI_CS0				PWM1_CH0		
75	59	43	40	PC3		DAC0_OUT	COUT0		SPI1_MOSI	UR1_RX			EBI_WE				PWM1_CH1		
76	60	44	41	PB6			CN1	MT_CH2	SPI1_MISO	UR2_TX		SCI1_CLK	EBI_ALE	I ² S_BCLK					
77	61	45	42	PB7			CP1	MT_CH2N		UR0_TX	I ² C1_SCL	SCI1_DET	EBI_CS1	I ² S_SD0			PWM0_CH3		
78	62	46	43	PB8		DAC1_OUT	COUT1	MT_CH3		UR0_RX	I ² C1_SDA	SCI1_DIO	EBI_CS2	I ² S_SD1			PWM1_CH3		
79	63	47	44	VDDA															
80	64	48	45	VSSA															

Table 4. Pin Description

Pin Number				Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description	
80 LQFP	64 LQFP	48 LQFP	46 QFN					Default function (AF0)	
1	1	1	46	PA0	AI/O	33V	4/8/12/16 mA	PA0	
2	2	2	1	PA1	AI/O	33V	4/8/12/16 mA	PA1	
3	3	3	2	PA2	AI/O	33V	4/8/12/16 mA	PA2	
4	4	4	3	PA3	AI/O	33V	4/8/12/16 mA	PA3	
5	5	5	4	PA4	AI/O	33V	4/8/12/16 mA	PA4, this pin provides a UART_TX function in the Boot loader mode.	
6	6	6	5	PA5	AI/O	33V	4/8/12/16 mA	PA5, this pin provides a UART_RX function in the Boot loader mode.	
7	7	7	6	PA6	AI/O	33V	4/8/12/16 mA	PA6	
8	8	8	7	PA7	AI/O	33V	4/8/12/16 mA	PA7	
9	9			PD4	AI/O	33V	4/8/12/16 mA	PD4	
10	10			PD5	AI/O	33V	4/8/12/16 mA	PD5	
11	11	9		PC4	I/O	33V	4/8/12/16 mA	PC4	
12	12	10		PC5	I/O	33V	4/8/12/16 mA	PC5	
13				VDD_4	P	—	—	Voltage for VDD domain digital I/O	
14				VSS_4	P	—	—	Ground reference for digital I/O	
15	13			PC8	I/O	33V	4/8/12/16 mA	PC8	
16	14			PC9	I/O	33V	4/8/12/16 mA	PC9	
17				PD6	I/O	33V	4/8/12/16 mA	PD6	
18				PD7	I/O	33V	4/8/12/16 mA	PD7	
19	15	11	8	PC6	I/O	33V	4/8/12/16 mA	PC6	
19	15	11	8	USBDM	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard.	
20	16	12	9	USBDP	AI/O	—	—	USB Differential data bus conforming to the Universal Serial Bus standard.	
20	16	12	9	PC7	I/O	33V	4/8/12/16 mA	PC7	
21	17	13	10	CLDO	P	—	—	Core power LDO V _{CORE} output It must be connected a 2.2 μF capacitor as close as possible between this pin and VSS_1.	

Pin Number				Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description	
80 LQFP	64 LQFP	48 LQFP	46 QFN					Default function (AF0)	
22	18	14	11	VDD_1	P	—	—	Voltage for VDD domain digital I/O	
23	19	15	12	VSS_1	P	—	—	Ground reference for digital I/O	
24	20	16	13	nRST ⁽³⁾	I (BK)	33V_PU	—	External reset pin and external wakeup pin in the Power-Down mode.	
25	21	17	14	VBAT	P	—	—	Battery power input for the backup domain	
26	22	18	15	PB10 ⁽³⁾	AI/O (BK)	33V	< 2 mA	X32KIN	
27	23	19	16	PB11 ⁽³⁾	AI/O (BK)	33V	< 2 mA	X32KOUT	
28	24	20	17	PB12 ⁽³⁾	I/O (BK)	33V	< 2 mA	RTCOUT	
29	25			PD0	I/O	33V	4/8/12/16 mA	PD0	
30	26	21	18	PB13	AI/O	33V	4/8/12/16 mA	XTALIN	
31	27	22	19	PB14	AI/O	33V	4/8/12/16 mA	XTALOUT	
32				PD8	I/O	33V	4/8/12/16 mA	PD8	
33				PD9	I/O	33V	4/8/12/16 mA	PD9	
34				PD10	I/O	33V	4/8/12/16 mA	PD10	
35	28	23	20	PB15	I/O	33V	4/8/12/16 mA	PB15	
36	29	24	21	PC0	I/O	33V	4/8/12/16 mA	PC0	
37	30			PC10	I/O	33V	4/8/12/16 mA	PC10	
38	31			PC11	I/O	33V	4/8/12/16 mA	PC11	
39	32			PC12	I/O	33V	4/8/12/16 mA	PC12	
40	33			PC13	I/O	33V	4/8/12/16 mA	PC13	
41	34	25	22	PA8	I/O (V _{DDIO})	33V	4/8/12/16 mA	PA8	
42	35	26	23	PA9	I/O (V _{DDIO})	33V_PU	4/8/12/16 mA	PA9_BOOT	
43	36	27	24	PA10	I/O (V _{DDIO})	33V	4/8/12/16 mA	PA10	
44	37	28	25	PA11	I/O (V _{DDIO})	33V	4/8/12/16 mA	PA11	
45	38	29	26	PA12	I/O (V _{DDIO})	33V_PU	4/8/12/16 mA	SWCLK	
46	39	30	27	PA13	I/O (V _{DDIO})	33V_PU	4/8/12/16 mA	SWDIO	
47	40	31	28	PA14	I/O (V _{DDIO})	33V	4/8/12/16 mA	PA14	
48	41	32	29	PA15	I/O (V _{DDIO})	33V	4/8/12/16 mA	PA15	
49	42	35	32	VDDIO	P	—	—	Voltage for VDDIO domain digital IO.	
50	43	36	33	VSS_2	P	—	—	Ground reference for digital I/O	
51	44	33	30	PB0	I/O (V _{DDIO})	33V	4/8/12/16 mA	PB0	
52	45	34	31	PB1	I/O (V _{DDIO})	33V	4/8/12/16 mA	PB1	
53	46			PD1	I/O (V _{DDIO})	33V	4/8/12/16 mA	PD1	

Pin Number				Pin Name	Type ⁽¹⁾	I/O Structure ⁽²⁾	Output Driving	Description	
80 LQFP	64 LQFP	48 LQFP	46 QFN					Default function (AF0)	
54	47			PD2	I/O (V _{DDIO})	33V	4/8/12/16 mA	PD2	
55	48			PD3	I/O (V _{DDIO})	33V	4/8/12/16 mA	PD3	
56				PD11	I/O (V _{DDIO})	33V	4/8/12/16 mA	PD11	
57				PD12	I/O (V _{DDIO})	33V	4/8/12/16 mA	PD12	
58				PD13	I/O (V _{DDIO})	33V	4/8/12/16 mA	PD13	
59				PD14	I/O (V _{DDIO})	33V	4/8/12/16 mA	PD14	
60				PD15	I/O (V _{DDIO})	33V	4/8/12/16 mA	PD15	
61	49	37	34	PB2	I/O	33V	4/8/12/16 mA	PB2	
62	50	38	35	PB3	I/O	33V	4/8/12/16 mA	PB3	
63	51	39	36	PB4	I/O	33V	4/8/12/16 mA	PB4	
64	52	40	37	PB5	I/O	33V	4/8/12/16 mA	PB5	
65	53			PC14	I/O	33V	4/8/12/16 mA	PC14	
66	54			PC15	I/O	33V	4/8/12/16 mA	PC15	
67				PE0	I/O	33V	4/8/12/16 mA	PE0	
68				PE1	I/O	33V	4/8/12/16 mA	PE1	
69				PE2	I/O	33V	4/8/12/16 mA	PE2	
70	55			VDD_3	P	—	—	Voltage for VDD domain digital I/O	
71	56			VSS_3	P	—	—	Ground reference for digital I/O	
72				PE3	I/O	33V	4/8/12/16 mA	PE3	
73	57	41	38	PC1	AI/O	33V	4/8/12/16 mA	PC1	
74	58	42	39	PC2	AI/O	33V	4/8/12/16 mA	PC2	
75	59	43	40	PC3	AI/O	33V	4/8/12/16 mA	PC3	
76	60	44	41	PB6	AI/O	33V	4/8/12/16 mA	PB6	
77	61	45	42	PB7	AI/O	33V	4/8/12/16 mA	PB7	
78	62	46	43	PB8	AI/O	33V	4/8/12/16 mA	PB8	
79	63	47	44	VDDA	P	—	—	Analog voltage for ADC, DAC and Comparators	
80	64	48	45	VSSA	P	—	—	Ground reference for ADC, DAC and Comparators	

Note: 1. I = Input, O = Output, A = Analog Port, P = Power Supply, VDD = VDD Power, VDDIO = I/O Power, BK = Back-up domain.

2. 33V = 3.3 V tolerant, PU = Pull-up.
3. The GPIOs are in an AF0 state after a V_{CORE} power on reset (POR) except for the I/O pins in the Back-up Domain (BK). The RTCOUT pin is reset by the Backup Domain power-on-reset (PORB) or by the Backup Domain software reset (BAK_RST bit in BAK_CR register).
4. The backup domain of the I/O pins have a source current limitation of < 2 mA @ V_{DD} = 3.3 V. The typical sink current is 4/8 mA configurable @ V_{DD} = 3.3 V.
5. In the Boot loader mode, the UART and USB interfaces are available for communication.

5 Electrical Characteristics

Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	External Main Supply Voltage	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
V_{DDIO}	External I/O Supply Voltage	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
V_{DDA}	External Analog Supply Voltage	$V_{SSA} - 0.3$	$V_{SSA} + 3.6$	V
V_{BAT}	External Battery Supply Voltage	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
V_{IN}	Input Voltage on I/O	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
T_A	Ambient Operating Temperature Range	-40	+85	°C
T_{STG}	Storage Temperature Range	-60	+150	°C
T_J	Maximum Junction Temperature	—	+125	°C
P_D	Total Power Dissipation	—	500	mW
V_{ESD}	Electrostatic Discharge Voltage - Human Body Mode	-4000	+4000	V

Recommended DC Operating Conditions

Table 6. Recommended DC Operating Conditions

$T_A = 25$ °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operating Voltage	—	1.65	3.3	3.6	V
V_{DDIO}	VDDIO I/O operating voltage	—	1.65	3.3	3.6	V
V_{DDA}	Analog Operating Voltage	—	2.5	3.3	3.6	V
V_{BAT}	Battery supply operating voltage	—	2.0	3.3	3.6	V

On-Chip LDO Voltage Regulator Characteristics

Table 7. LDO Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{LDO}	Internal Regulator Output Voltage	V _{DD} ≥ 1.65 V Regulator input @ I _{LDO} = 10 mA and voltage variant = ±5 %, after trimming	1.425	1.5	1.57	V
I _{LDO}	Output Current	V _{DD} = 1.65 V ~ 3.6 V Regulator input @ V _{LDO} = 1.5 V	—	30	35	mA
C _{LDO}	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

On-Chip Ultra-low Power LDO Voltage Regulator Characteristics

Table 8. ULDO Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{ULDO}	Internal Regulator Output Voltage	V _{DD} ≥ 1.65 V Regulator input @ I _{ULDO} = 2 mA and voltage variant = ±5 %, after trimming	1.425	1.5	1.57	V
I _{ULDO}	Output Current	V _{DD} = 1.65 V ~ 3.6 V Regulator input @ V _{ULDO} = 1.5 V	—	2	5	mA
C _{ULDO}	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

Power Consumption

Table 9. Power Consumption Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	f_{HCLK}	Conditions	Typ	Max @ T_A		Unit
					25 °C	85 °C	
I_{DD}	Run Mode	60 MHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI = 8 MHz, PLL = 60 MHz	All peripherals enabled	23.4	26.8	—
				All peripherals disabled	10.0	11.5	—
		40 MHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI = 8 MHz, PLL = 40 MHz	All peripherals enabled	19.0	21.7	—
				All peripherals disabled	9.8	11.2	—
		20 MHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI = 8 MHz, PLL = 40 MHz	All peripherals enabled	9.6	11.0	—
				All peripherals disabled	4.6	5.3	—
		8 MHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI = 8 MHz, PLL = 48 MHz	All peripherals enabled	4.5	5.1	—
				All peripherals disabled	1.9	2.2	—
		32 kHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, LSI = 32 kHz, LDO off, ULDO on	All peripherals enabled	18.2	25.3	—
				All peripherals disabled	11.3	16.4	—
I_{BAT}	Sleep Mode	60 MHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI = 8 MHz, PLL = 60 MHz, MCU core sleep	All peripherals enabled	16.3	18.6	—
				All peripherals disabled	1.4	1.6	—
		40 MHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI = 8 MHz, PLL = 40 MHz, MCU core sleep	All peripherals enabled	11.2	12.8	—
				All peripherals disabled	1.1	1.2	—
		20 MHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI = 8 MHz, PLL = 40 MHz, MCU core sleep	All peripherals enabled	6.3	7.2	—
				All peripherals disabled	0.8	0.9	—
		8 MHz	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI = 8 MHz, PLL = 48 MHz, MCU core sleep	All peripherals enabled	3.2	3.6	—
				All peripherals disabled	0.4	0.5	—
	Deep-Sleep 1 Mode	—	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI / HSE / PLL clock off, LDO off, ULDO on, LSE off, LSI on, RTC on		5.1	9.4	—
	Deep-Sleep 2 Mode	—	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, HSI / HSE / PLL clock off, LDO off, ULDO on, LSE off, LSI on, RTC on		5.1	9.4	—
I_{BAT}	Power-Down Mode	—	$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, LDO and ULDO off, LSE off, LSI on, RTC on		1.50	2.30	—
			$V_{\text{DD}} = V_{\text{BAT}} = 3.3 \text{ V}$, LDO and ULDO off, LSE off, LSI on, RTC off		1.45	2.20	—
I_{BAT}	Power-Down Mode Battery Supply Current	—	V_{DD} not present, $V_{\text{BAT}} = 3.3 \text{ V}$, LDO and ULDO off, LSE off, LSI on, RTC on		1.35	2.05	—
			V_{DD} not present, $V_{\text{BAT}} = 3.3 \text{ V}$, LDO and ULDO off, LSE off, LSI on, RTC off		1.30	2.00	—

- Note: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.
 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.
 3. RTC means real time clock.
 4. Code = while (1) {208 NOP} executed in Flash.

Reset and Supply Monitor Characteristics

Table 10. V_{DD} Power Reset Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	0.6	—	3.6	V
V_{POR}	Power On Reset Threshold (Rising Voltage on V_{DD})	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	1.40	1.55	1.65	V
V_{PDR}	Power Down Reset Threshold (Falling Voltage on V_{DD})	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	1.27	1.45	1.57	V
$V_{PORHYST}$	POR Hysteresis	—	—	100	—	mV
t_{POR}	Reset Delay Time	$V_{DD} = 3.3\text{ V}$	—	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

2. If the LDO is turned on, the V_{DD} POR has to be in the de-assertion condition. When the V_{DD} POR is in the assertion state then the LDO and ULDO will be turned off.

Table 11. LVD / BOD Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{BOD}	Voltage of Brown Out Detection	After factory-trimmed	V_{DD} Falling edge	1.62	1.68	1.74
			V_{DD} Rising edge	1.68	1.74	1.8
$V_{BODHYST}$	BOD Hysteresis	$V_{DD} = 2.0\text{ V}$	—	—	60	—
V_{LVD}	Voltage of Low Voltage Detection	V_{DD} Falling edge	LVDS = 000	1.67	1.75	1.83
			LVDS = 001	1.87	1.95	2.03
			LVDS = 010	2.07	2.15	2.23
			LVDS = 011	2.27	2.35	2.43
			LVDS = 100	2.47	2.55	2.63
			LVDS = 101	2.67	2.75	2.83
			LVDS = 110	2.87	2.95	3.03
			LVDS = 111	3.07	3.15	3.23
$V_{LVDHYST}$	LVD Hysteresis	$V_{DD} = 3.3\text{ V}$	—	—	100	—
t_{suLVD}	LVD Setup Time	$V_{DD} = 3.3\text{ V}$	—	—	—	5 μs
t_{atLVD}	LVD Active Delay Time	$V_{DD} = 3.3\text{ V}$	—	—	—	ms
I_{DDLVD}	Operation Current ⁽³⁾	$V_{DD} = 3.3\text{ V}$	—	—	5	15 μA

Note: 1. Data based on characterization results only, not tested in production.

2. Bandgap current is not included.

3. LVDS field is in the PWRCU LVDCSR register

External Clock Characteristics

Table 12. High Speed External Clock (HSE) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	—	1.65	—	3.6	V
f_{CK_HSE}	HSE Frequency	—	4	—	16	MHz
C_L	Load Capacitance	$V_{DD} = 3.3 \text{ V}$, $R_{ESR} = 100 \Omega$ @ 16 MHz	—	—	22	pF
R_{FHSE}	Internal Feedback Resistor between XTALIN and XTALOUT pins	—	—	1	—	MΩ
R_{ESR}	Equivalent Series Resistance	$V_{DD} = 3.3 \text{ V}$, $C_L = 12 \text{ pF}$ @ 16 MHz, HSEDR = 0	—	—	160	Ω
		$V_{DD} = 2.5 \text{ V}$, $C_L = 12 \text{ pF}$ @ 16 MHz, HSEDR = 1				
D_{HSE}	HSE Oscillator Duty Cycle	—	40	—	60	%
I_{DDHSE}	HSE Oscillator Current Consumption	$V_{DD} = 3.3 \text{ V}$ @ 16 MHz	—	TBD	—	mA
I_{PWDHSE}	HSE Oscillator Power Down Current	$V_{DD} = 3.3 \text{ V}$	—	—	0.01	μA
t_{SUHSE}	HSE Oscillator Startup Time	$V_{DD} = 3.3 \text{ V}$	—	—	4	ms

Table 13. Low Speed External Clock (LSE) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	—	1.65	—	3.6	V
f_{CK_LSE}	LSE Frequency	$V_{DD} = 1.65 \text{ V} \sim 3.6 \text{ V}$	—	32.768	—	kHz
R_F	Internal Feedback Resistor	—	—	10	—	MΩ
R_{ESR}	Equivalent Series Resistance	$V_{DD} = 3.3 \text{ V}$	30	—	TBD	kΩ
C_L	Recommended Load Capacitances	$V_{DD} = 3.3 \text{ V}$	6	—	TBD	pF
I_{DDLSE}	Oscillator Supply Current (High Current Mode)	$f_{CK_LSE} = 32.768 \text{ kHz}$, $R_{ESR} = 50 \text{ kΩ}$, $C_L \geq 7 \text{ pF}$ $V_{DD} = 1.65 \text{ V} \sim 2.7 \text{ V}$ $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	3.3	6.3	μA
	Oscillator Supply Current (Low Current Mode)	$f_{CK_LSE} = 32.768 \text{ kHz}$, $R_{ESR} = 50 \text{ kΩ}$, $C_L < 7 \text{ pF}$ $V_{DD} = 1.65 \text{ V} \sim 3.6 \text{ V}$ $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	1.8	3.3	μA
	LSE Oscillator Power Down Current	—	—	—	0.01	μA
t_{SULSE}	LSE Oscillator Startup Time (Low Current Mode)	$f_{CK_LSE} = 32.768 \text{ kHz}$, $V_{DD} = 1.65 \text{ V} \sim 3.6 \text{ V}$	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout.

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace length as short as possible to reduce the parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep the high frequency signal lines away from the crystal area to prevent the crosstalk adverse effects.

Internal Clock Characteristics

Table 14. High Speed Internal Clock (HSI) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	1.65	—	3.6	V
f_{CK_HSI}	HSI Frequency	$V_{DD} = 3.3\text{ V} @ 25^\circ\text{C}$	—	8	—	MHz
ACC_{HSI}	Factory Calibrated HSI Oscillator Frequency Accuracy	$V_{DD} = 3.3\text{ V}$ $T_A = 25^\circ\text{C}$	-1.5	—	1.5	%
		$V_{DD} = 1.65\text{ V} \sim 3.6\text{ V}$ $T_A = -20^\circ\text{C} \sim 60^\circ\text{C}$	-2.5	—	2.5	%
		$V_{DD} = 1.65\text{ V} \sim 3.6\text{ V}$ $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	-3	—	3	%
Duty	Duty Cycle	$f_{CK_HSI} = 8\text{ MHz}$	35	—	65	%
I_{DDHSI}	Oscillator Supply Current	$f_{CK_HSI} = 8\text{ MHz}$	—	300	500	μA
	HSI Oscillator Power Down Current		—	—	0.05	μA
t_{SULSI}	HSI Oscillator Startup Time	$f_{CK_HSI} = 8\text{ MHz}$	—	—	10	μs

Table 15. Low Speed Internal Clock (LSI) Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Operation Voltage Range	—	1.65	—	3.6	V
f_{CK_LSI}	LSI Frequency	$V_{DD} = 3.3\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	21	32	43	kHz
ACC_{LSI}	LSI Frequency Accuracy	After factory-trimmed, $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$	-10	—	+10	%
I_{DDLSI}	LSI Oscillator Operating Current	$V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$	—	0.4	0.8	μA
t_{SULSI}	LSI Oscillator Startup Time	$V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$	—	—	100	μs

System PLL Characteristics

Table 16. System PLL Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{PLLIN}	System PLL Input Clock	—	4	—	16	MHz
f_{CK_PLL}	System PLL Output Clock	—	16	—	60	MHz
t_{LOCK}	System PLL Lock Time	—	—	200	—	μs

USB PLL Characteristics

Table 17. USB PLL Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{PLLIN}	USB PLL Input Clock	—	4	—	16	MHz
$f_{\text{CK_PLL}}$	USB PLL Output Clock	—	16	—	48	MHz
t_{LOCK}	USB PLL Lock Time	—	—	200	—	μs

Memory Characteristics

Table 18. Flash Memory Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N_{ENDU}	Number of Guaranteed Program / Erase Cycles before failure (Endurance)	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	10	—	—	K cycles
t_{RET}	Data Retention Time	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	10	—	—	Years
t_{PROG}	Word Programming Time	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	20	—	—	μs
t_{ERASE}	Page Erase Time	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	2	—	—	ms
t_{MERASE}	Mass Erase Time	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	10	—	—	ms

I/O Port Characteristics

Table 19. I/O Port Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
I_{IL}	Low Level Input Current	3.3 V I/O	$V_I = V_{\text{SS}}$, On-chip pull-up resistor disabled	—	—	3	μA
		Reset pin	—	—	—	3	
I_{IH}	High Level Input Current	3.3 V I/O	$V_I = V_{\text{DD}}$, On-chip pull-down resistor disabled	—	—	3	μA
		Reset pin	—	—	—	3	
V_{IL}	Low Level Input Voltage	3.3 V I/O		-0.4	—	$V_{\text{DD}} \times 0.35$	V
		Reset pin		-0.4	—	$V_{\text{DD}} \times 0.35$	
V_{IH}	High Level Input Voltage	3.3 V I/O		$V_{\text{DD}} \times 0.65$	—	$V_{\text{DD}} + 0.4$	V
		Reset pin		$V_{\text{DD}} \times 0.65$	—	$V_{\text{DD}} + 0.4$	
V_{HYS}	Schmitt Trigger Input Voltage Hysteresis	3.3 V I/O		—	$0.12 \times V_{\text{DD}}$	—	mV
		Reset pin		—	$0.12 \times V_{\text{DD}}$	—	

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_{OL}	Low Level Output Current (GPIO Sink Current)	3.3 V I/O 4 mA drive, $V_{OL} = 0.4$ V	4	—	—	mA
		3.3 V I/O 8 mA drive, $V_{OL} = 0.4$ V	8	—	—	
		3.3 V I/O 12 mA drive, $V_{OL} = 0.4$ V	12	—	—	
		3.3 V I/O 16 mA drive, $V_{OL} = 0.4$ V	16	—	—	
		Backup Domain I/O drive @ $V_{DD} = 3.3$ V, $V_{OL} = 0.4$ V, PB10, PB11, PB12	4	—	—	
I_{OH}	High Level Output Current (GPIO Source Current)	3.3 V I/O 4 mA drive, $V_{OH} = V_{DD} - 0.4$ V	4	—	—	mA
		3.3 V I/O 8 mA drive, $V_{OH} = V_{DD} - 0.4$ V	8	—	—	
		3.3 V I/O 12 mA drive, $V_{OH} = V_{DD} - 0.4$ V	12	—	—	
		3.3 V I/O 16 mA drive, $V_{OH} = V_{DD} - 0.4$ V	16	—	—	
		Backup Domain I/O drive @ $V_{DD} = 3.3$ V, $V_{OL} = V_{DD} - 0.4$ V, PB10, PB11, PB12.	—	—	2	
V_{OL}	Low Level Output Voltage	3.3 V 4 mA drive I/O, $I_{OL} = 4$ mA	—	—	0.4	V
		3.3 V 8 mA drive I/O, $I_{OL} = 8$ mA	—	—	0.4	
		3.3 V 12 mA drive I/O, $I_{OL} = 12$ mA	—	—	0.4	
		3.3 V 16 mA drive I/O, $I_{OL} = 16$ mA	—	—	0.4	
		Backup Domain I/O Sink Current = 4 mA (Low driving strength)	$V_{DD} = 2.7$ V ~ 3.6 V	—	—	0.4
			$V_{DD} = 1.65$ V ~ 2.7 V	—	—	0.6
		Backup Domain I/O Sink Current = 8 mA (High driving strength)	$V_{DD} = 2.7$ V ~ 3.6 V	—	—	0.4
			$V_{DD} = 1.65$ V ~ 2.7 V	—	—	0.6
V_{OH}	High Level Output Voltage	3.3 V 4 mA drive I/O, $I_{OH} = 4$ mA	$V_{DD} - 0.4$	—	—	V
		3.3 V 8 mA drive I/O, $I_{OH} = 8$ mA	$V_{DD} - 0.4$	—	—	
		3.3 V 12 mA drive I/O, $I_{OH} = 12$ mA	$V_{DD} - 0.4$	—	—	
		3.3 V 16 mA drive I/O, $I_{OH} = 16$ mA	$V_{DD} - 0.4$	—	—	
		Backup Domain I/O Source Current = 2 mA	$V_{DD} = 2.7$ V ~ 3.6 V	2.4	—	—
		Backup Domain I/O Source Current = 1 mA	$V_{DD} = 1.65$ V ~ 2.7 V	$V_{DD} - 0.4$	—	—
R_{PU}	Internal Pull-up Resistor	3.3 V I/O, $V_{DD} = 3.3$ V	—	60	—	kΩ
R_{PD}	Internal Pull-down Resistor	3.3 V I/O, $V_{DD} = 3.3$ V	—	60	—	kΩ

ADC Characteristics

Table 20. ADC Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	A/D Converter Operating Voltage	—	2.5	3.3	3.6	V
V_{ADCIN}	A/D Converter Input Voltage Range	—	0	—	V_{REF+}	V
V_{REF+}	A/D Converter Reference Voltage	—	—	V_{DDA}	V_{DDA}	V
I_{ADC}	Current Consumption	$V_{DDA} = 3.3\text{ V}, 1\text{ Msps}$	—	0.9	1.0	mA
I_{ADC_DN}	A/D Converter Power Down Current Consumption	$V_{DDA} = 3.3\text{ V}$	—	—	0.1	μA
f_{ADC}	A/D Converter Clock Frequency	—	0.7	—	16	MHz
f_s	Sampling Rate	—	0.05	—	1.00	MHz
t_{DL}	Data Latency	—	—	12.5	—	$1/f_{ADC}$ Cycles
$t_{S&H}$	Sampling & Hold Time	—	—	3.5	—	$1/f_{ADC}$ Cycles
$t_{ADCCONV}$	A/D Converter Conversion Time	—	—	16	—	$1/f_{ADC}$ Cycles
R_i	Input Sampling Switch Resistance	—	—	—	1	kΩ
C_i	Input Sampling Capacitance	No pin/pad capacitance included	—	4	—	pF
t_{SU}	Startup Time	—	—	—	1	μs
N	Resolution	—	—	12	—	bits
INL	Integral Non-linearity Error	$f_s = 750\text{ kHz}, V_{DDA} = 3.3\text{ V}$	—	±2	±5	LSB
DNL	Differential Non-linearity Error	$f_s = 750\text{ kHz}, V_{DDA} = 3.3\text{ V}$	—	±1	—	LSB
E_o	Offset Error	—	—	—	±10	LSB
E_g	Gain Error	—	—	—	±10	LSB

Note: 1. Data based on characterization results only, not tested in production.

2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where C_i is the storage capacitor, R_i is the resistance of the sampling switch and R_s is the output impedance of the signal source V_s . Normally the sampling phase duration is approximately, $3.5/f_{ADC}$. The capacitance, C_i , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to V_s for accuracy. To guarantee this, R_s is not allowed to have an arbitrarily large value.




Figure 8. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0 V and V_{REF}) are sampled consecutively. In this situation a sampling error below 1/4 LSB is ensured by using the following equation:

$$R_s < \frac{3.5}{f_{ADC}C_i \ln(2^{N+2})} - R_i$$

Where f_{ADC} is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, R_s may be larger than the value indicated by the equation above.

Internal Reference Voltage Characteristics

Table 21. Internal Reference Voltage Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
V_{DDA}	Operating Voltage	—		1.8	—	3.6	V
V_{REF}	Internal Reference Voltage after Factory Trimming at 25°C Temperature	$V_{DDA} \geq 1.8\text{ V}$	$V_{REFSEL[1:0]} = 00$	1.19	1.215	1.24	V
		$V_{DDA} \geq 2.3\text{ V}$	$V_{REFSEL[1:0]} = 01$	1.96	2.0	2.04	
		$V_{DDA} \geq 2.8\text{ V}$	$V_{REFSEL[1:0]} = 10$	2.45	2.5	2.55	
		$V_{DDA} \geq 3.0\text{ V}$	$V_{REFSEL[1:0]} = 11$	2.65	2.7	2.75	
ACC_{VREF}	Reference Voltage Accuracy after Trimming	$V_{DDA} = 1.8\text{ V} \sim 3.6\text{ V}$, $V_{REF} = 1.215\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$		-3.0	—	+3.0	%
t_{STABLE}	Reference Voltage Stable Time	—		—	—	100	ms
t_{SREFV}	ADC Sampling Time when Reading Reference Voltage	—		10	—	—	μs
I_{DD}	Operating Current	$V_{DDA} = 3.3\text{ V}$, $V_{REF} = 2.0\text{ V}$, $T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$		—	45	55	μA
I_{DDPWD}	Reference Voltage Power Down Current	—		—	—	0.01	μA

V_{DDA} Monitor Characteristics

Table 22. V_{DDA} Monitor Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
R	Resistor Bridge for V _{DDA}	—	—	50	—	kΩ
Q	Ratio on V _{DDA} Measurement	—	—	2	—	—
E _R	Error on Ratio	—	-1	—	+1	%
t _{SVDDA}	ADC Sampling Time when Reading the V _{DDA}	—	5	—	—	μs

Note: Data based on characterization results only, not tested in production.

Comparator Characteristics

Table 23. Comparator Characteristics

T_A = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
V _{DDA}	Operating Voltage	Comparator mode		2.0	3.3	3.6	V
V _{IN}	Input Common Mode Voltage Range	CP or CN		V _{SSA}	—	V _{DDA}	V
V _{IOS}	Input Offset Voltage ⁽¹⁾	T _A = 25 °C		-15	—	15	mV
V _{HYS}	Input Hysteresis V _{DDA} = 3.3 V	No hysteresis, CMPHM [1:0] = 00		—	0	—	mV
		Low hysteresis, CMPHM [1:0] = 01		—	30	—	mV
		Middle hysteresis, CMPHM [1:0] = 10		—	70	—	mV
		High hysteresis, CMPHM [1:0] = 11		—	100	—	mV
t _{RT}	Response Time Input Overdrive = ±100 mV	High Speed Mode	V _{DDA} ≥ 2.7 V	—	50	100	ns
			V _{DDA} < 2.7 V	—	100	250	
		Low Speed Mode		—	2	5	μs
I _{CMP}	Current Consumption V _{DDA} = 3.3 V	High Speed Mode		—	180	—	μA
		Low Speed Mode		—	30	—	μA
t _{CMPST}	Comparator Startup Time	Comparator enabled to output valid		—	—	50	μs
I _{CMP_DN}	Comparator Power Down Supply Current	CMPEN = 0, CVREN = 0 CVROE = 0		—	—	0.1	μA
Comparator Voltage Reference (CVR)							
V _{CVR}	Output Range	—		V _{SSA}	—	V _{DDA}	V
N _{Bits}	CVR Scaler Resolution	—		—	8	—	bits
t _{CVRST}	Setting Time	V _{DDA} = 3.3V, CVREFOE = 1, C _{LOAD} ≤ 100 pF; R _{LOAD} ≥ 50 kΩ, CVR Scaler Setting Time from CVRVAL = “00000000” to “11111111”		—	—	100	μs

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_{CVR}	Current Consumption $V_{DDA} = 3.3\text{ V}$	CVREN = 1, CVROE = 0	—	65	—	μA
		CVREN = 1, CVROE = 1	—	80	110	μA

Note: Data based on characterization results only, not tested in production.

DAC Characteristics

Table 24. DAC Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	Analog Supply Voltage	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	2.5	—	3.6	V
V_{DACREF}	Reference Supply Voltage	—	2.2	—	V_{DDA}	V
V_{SSA}	Ground	—	0	—	0	V
R_L	Resistive Load With Buffer	—	50	—	—	$\text{k}\Omega$
C_L	Capacitive Load	—	—	—	50	pF
$\text{DACOUT}_{\text{MIN}}$	Lowest DACOUT Voltage with Buffer	—	0.2	—	—	V
$\text{DACOUT}_{\text{MAX}}$	Highest DACOUT Voltage with Buffer	$V_{DACREF} = V_{DDA}$	—	—	$V_{DACREF} - 0.2$	V
		$V_{DACREF} = V_{\text{REF}}$	—	—	V_{DACREF}	V
I_{DD}	DAC DC Current Consumption in Quiescent Mode (in $V_{DDA} + V_{\text{REF}}$)	With no load, highest code (0xFFFFH) on the input @ $V_{DDA} = 3.6\text{V}$	—	—	1	mA
I_{DDPWD}	DAC DC Current Consumption in Power Down Mode (in $V_{DDA} + V_{\text{REF}}$)	With no load	—	—	1	nA
DNL	Differential Non-linearity (Difference between two consecutive code – 1LSB)	DAC in 10-bit configuration (B1 = B0 = 0 always)	—	—	± 1	LSB
INL	Integral Non-linearity (Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	DAC in 10-bit configuration (B1 = B0 = 0 always)	—	—	± 2	LSB
E_o	Offset Error (Difference between measured value at Code (0x800H) and the ideal value = $V_{\text{REF}}/2$)	DAC in 10-bit configuration (B1 = B0 = 0 always) @ $V_{\text{REF}} = 3.6\text{V}$	—	± 10	—	mV
E_g	Gain Error	—	—	± 0.5	—	%
t_{SETTLE}	Settling Time (full scale: for an 10-bit input code transition between the lowest and the highest input codes when DACOUT reaches final value $\pm 1\text{LSB}$)	$C_{\text{LOAD}} \leq 50\text{ pF}$, $R_{\text{LOAD}} \geq 50\text{ k}\Omega$	—	—	5	μs

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SR _{DAC}	Max frequency for a correct DACOUT change when small variation in the input code (from code i to i+1LSB)	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 50 kΩ	—	—	0.33	MS/s

Note: Data based on characterization results only, not tested in production.

GPTM / PWM / SCTM Characteristics

Table 25. GPTM / PWM / SCTM Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f _{TM}	Timer Clock Source for GPTM, PWM and SCTM	—	—	—	f _{PCLK}	MHz
t _{RES}	Timer Resolution Time	—	1	—	—	1/f _{TM}
f _{EXT}	External Signal Frequency on Channel 1 ~ 4	—	—	—	1/2	f _{TM}
RES	Timer Resolution	—	—	—	16	bits

I²C Characteristics

Table 26. I²C Characteristics

Symbol	Parameter	Standard Mode		Fast Mode		Fast Plus Mode		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{SCL}	SCL Clock Frequency	—	100	—	400	—	1000	kHz
t _{SCL(H)}	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
t _{SCL(L)}	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
t _{FALL}	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
t _{RISE}	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
t _{SU(SDA)}	SDA Data Setup Time	500	—	125	—	50	—	ns
t _{H(SDA)}	SDA Data Hold Time (Note 5)	0	—	0	—	0	—	ns
	SDA Data Hold Time (Note 6)	100	—	100	—	100	—	ns
t _{VD(SDA)}	SDA Data Valid Time	—	1.6	—	0.475	—	0.25	us
t _{SU(STA)}	START Condition Setup Time	500	—	125	—	50	—	ns
t _{H(STA)}	START Condition Hold Time	0	—	0	—	0	—	ns
t _{SU(STO)}	STOP Condition Setup Time	500	—	125	—	50	—	ns

Note: 1. Data based on characterization results only, not tested in production.

2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
4. To achieve 1 MHz fast mode plus, the peripheral clock frequency must be higher than 20 MHz.
5. The above characteristic parameters of the I²C bus timing are based on: COMB_FILTER_En = 0 and SEQ_FILTER = 00.
6. The above characteristic parameters of the I²C bus timing are based on: COMB_FILTER_En = 1 and SEQ_FILTER = 00.




Figure 9. I²C Timing Diagram

SPI Characteristics

Table 27. SPI Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SPI Master Mode						
f_{SCK}	SPI Master Output SCK Clock Frequency	Master mode SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2$ - 2	—	$t_{SCK}/2$ + 1	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
SPI Slave Mode						
f_{SCK}	SPI Slave Input SCK Clock Frequency	Slave mode SPI peripheral clock frequency f_{PCLK}	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1. f_{SCK} is SPI output/input clock frequency and $t_{SCK} = 1/f_{SCK}$.

2. f_{PCLK} is SPI peripheral clock frequency and $t_{PCLK} = 1/f_{PCLK}$.




Figure 10. SPI Timing Diagram – SPI Master Mode




Figure 11. SPI Timing Diagram – SPI Slave Mode with CPHA = 1

QSPI Characteristics

Table 28. QSPI Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
QSPI Master mode						
f_{SCK} ($1/t_{SCK}$)	QSPI master output SCK clock frequency	Master mode QSPI peripheral clock frequency f_{HCLK}	—	—	$f_{HCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK clock high and low time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data output valid time	—	—	—	5	ns
$t_{H(MO)}$	Data output hold time	—	2	—	—	ns
$t_{SU(MI)}$	Data input setup time	—	5	—	—	ns
$t_{H(MI)}$	Data input hold time	—	5	—	—	ns
QSPI Slave mode (1-bit serial mode only)						
f_{SCK} ($1/t_{SCK}$)	QSPI slave input SCK clock frequency	Slave mode QSPI peripheral clock frequency f_{HCLK}	—	—	$f_{HCLK}/3$	MHz
$Duty_{SCK}$	QSPI slave input SCK clock duty cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL enable setup time	—	$3 \times t_{HCLK}$	—	—	ns
$t_{H(SEL)}$	SEL enable hold time	—	$2 \times t_{HCLK}$	—	—	ns
$t_{A(SO)}$	Data output access time	—	—	—	$3 \times t_{HCLK}$	ns
$t_{DIS(SO)}$	Data output disable time	—	—	—	10	ns
$t_{V(SO)}$	Data output valid time	—	—	—	25	ns
$t_{H(SO)}$	Data output hold time	—	15	—	—	ns
$t_{SU(SI)}$	Data input setup time	—	5	—	—	ns
$t_{H(SI)}$	Data input hold time	—	4	—	—	ns

Note: 1. f_{SCK} is QSPI output/input clock frequency and $t_{SCK} = 1/f_{SCK}$.

2. f_{HCLK} is QSPI peripheral clock frequency and $t_{HCLK} = 1/f_{HCLK}$.




Figure 12. QSPI Timing Diagrams – QSPI Master Mode (1-bit serial mode, DUALEN = 0, QUADEN = 0)




Figure 13. QSPI Timing Diagrams – QSPI Master Mode (Dual Mode, DUALEN = 1)




Figure 14. QSPI Timing Diagrams – QSPI Master Mode (Quad Mode, QUADEN = 1)




Figure 15. QSPI Timing Diagrams – QSPI Slave Mode with CPHA = 1 (1-bit serial mode)

I²S Characteristics

Table 29. I²S Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I²S Master Mode						
$t_{WSD(MO)}$	WS Output to BCLK Delay	—	—	TBD	—	ns
$t_{DOD(MO)}$	Data Output to BCLK Delay	—	—	TBD	—	ns
$t_{DIS(MI)}$	Data Input Setup Time	—	—	TBD	—	ns
$t_{DIH(MI)}$	Data Input Hold Time	—	—	TBD	—	ns
I²S Slave Mode						
$t_{BCH(SI)}$	BCLK High Pulse Width	—	—	TBD	—	ns
$t_{BCL(SI)}$	BCLK Low Pulse Width	—	—	TBD	—	ns
$t_{WSS(SI)}$	WS Input Setup Time	—	—	TBD	—	ns
$t_{DOD(SO)}$	Data Output to BCLK Delay	—	—	TBD	—	ns
$t_{DIS(SI)}$	Data Input Setup Time	—	—	TBD	—	ns
$t_{DIH(SI)}$	Data Input Hold Time	—	—	TBD	—	ns




Figure 16. I²S Master Mode Timing Diagram




Figure 17. I²S Slave Mode Timing Diagram

USB Characteristics

The USB interface is USB-IF certified – Full Speed.

Table 30. USB DC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	USB Operating Voltage	—	3.0	—	3.6	V
V_{DI}	Differential Input Sensitivity	$ USBDP - USBDM $	0.2	—	—	V
V_{CM}	Common Mode Voltage Range	—	0.8	—	2.5	V
V_{SE}	Single-ended Receiver Threshold	—	0.8	—	2.0	V
V_{OL}	Pad Output Low Voltage	1.5 kΩ R_L to V_{DD33}	0	—	0.3	V
V_{OH}	Pad Output High Voltage		2.8	—	3.6	V
V_{CRS}	Differential Output Signal Cross-point Voltage		1.3	—	2.0	V
Z_{DRV}	Driver Output Resistance	—	—	10	—	Ω
C_{IN}	Transceiver Pad Capacitance	—	—	—	20	pF

Note: 1. Data based on characterization results only, not tested in production.

2. The USB functionality is ensured down to 2.7 V but not for the full USB electrical characteristics which will experience degradation in the V_{DD} voltage range of 2.7 to 3.0 V.
3. R_L is the resistor load connected to the USB driver USBDP.




Figure 18. USB Signal Rise Time and Fall Time and Cross-Point Voltage (V_{CRS}) Definition

Table 31. USB AC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
t_R	Rise Time	$C_L = 50 \text{ pF}$	4	—	20	ns
t_F	Fall Time	$C_L = 50 \text{ pF}$	4	—	20	ns
$t_{R/F}$	Rise Time / Fall Time Matching	$t_{R/F} = t_R/t_F$	90	—	110	%


6 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package/Carton Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


SAW Type 46-pin QFN (6.5mm×4.5mm×0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 BSC	—
b	0.006	0.008	0.010
D	—	0.256 BSC	—
E	—	0.177 BSC	—
e	—	0.016 BSC	—
D2	0.199	0.201	0.203
E2	0.120	0.122	0.124
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 BSC	—
b	0.15	0.20	0.25
D	—	6.50 BSC	—
E	—	4.50 BSC	—
e	—	0.40 BSC	—
D2	5.05	5.10	5.15
E2	3.05	3.10	3.15
L	0.35	0.40	0.45
K	0.20	—	—


48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.0 BSC	—
B	—	7.0 BSC	—
C	—	9.0 BSC	—
D	—	7.0 BSC	—
E	—	0.5 BSC	—
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°


64-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.016 BSC	—
F	0.005	0.007	0.009
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.00 BSC	—
B	—	7.00 BSC	—
C	—	9.00 BSC	—
D	—	7.00 BSC	—
E	—	0.40 BSC	—
F	0.13	0.18	0.23
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

80-pin LQFP (10mm×10mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.472 BSC	—
B	—	0.394 BSC	—
C	—	0.472 BSC	—
D	—	0.394 BSC	—
E	—	0.016 BSC	—
F	0.005	0.007	0.009
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	12.00 BSC	—
B	—	10.00 BSC	—
C	—	12.00 BSC	—
D	—	10.00 BSC	—
E	—	0.40 BSC	—
F	0.13	0.18	0.23
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright© 2022 by HOLTEK SEMICONDUCTOR INC.

The information provided in this document has been produced with reasonable care and attention before publication, however, Holtek does not guarantee that the information is completely accurate and that the applications provided in this document are for reference only. Holtek does not guarantee that these explanations are appropriate, nor does it recommend the use of Holtek's products where there is a risk of personal hazard due to malfunction or other reasons. Holtek hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or critical equipment. Holtek accepts no liability for any damages encountered by customers or third parties due to information errors or omissions contained in this document or damages encountered by the use of the product or the datasheet. Holtek reserves the right to revise the products or specifications described in the document without prior notice. For the latest information, please contact us.